386SX MAIN BOARD (25 MHz)

PT-308

USER'S MANUAL

REPORE INSTALLING THIS 386SY WATER BOARD DIVASE DEAD THIS MANUAL COMPLETELY AND RETAIN IT FOR FUTURE REFERENCE

- 1. For the first time installation with error message on the screen, please leave the system on for about 30-60 minutes to recharge the battery, then you can enter the system configuration.
- 2. Leave your system on for about 24 hours to recharge the
- battery fully.

 3. If you have switched off the computer system for more than one week, you might be required to repeat step 2 to recharge the battery fully.

- Trademark Acknowledgments
 * IBM PC, PC/XT, PC/AT and PC-DOS are registered trademarks of International Business Machines Corporation.
- * Intel is registered trademark of Intel Corporation.
- * AMI is registered trademark of American Megatrends Inc.
- * MS-DOS and Windows 3.0 are registered trademark of Microsoft Corporation.
- * NOVELL is registered trademark of NOVELL Inc.
- * LIM EMS 4.0 is registered trademark of Lotus Development Corp., Intel Corp., and Microsoft Corp.

TABLE OF CONTENTS

SECTION 1	: INTRODUCTION
1.1	Overview 3
1.2	Check list 3
SECTION 2	: SPECIFICATION
2.1	Specifications 4
2.2	Jumpers and connectors 4
2.3	Memory configurations 8
2.4	Bios configurations 8
SECTION 3	: I/O CHANNELS AND BOARD OUTLINE
3.1	62-Pin I/O bus
3.2	36-Pin I/O bus 13
3.3	Board Outline 13
SECTION 4	: HARDWARE COMPATIBILITY
4.1	System timers 14
4.2	System interrupts 14
4.3	Direct memory access 15
4.4	Real time clock and non-volatile RAM 16

SECTION 1

......

1 1 0----

PT-308 is a fully 386 SX compatible system board implemented with highly integrated VLSI single chip 82C311 (SCAMP) which support 16 MB on-board memory, system shadow RAM and Video shadow RAM either 8-bit or 16-bit Bios and 386 SX CPU at clock speed up to 25 MHz (Landmark 32.x Mhz)

PT-308 system board support MS-DO6, PC-DOS version 2.0 or above, XENIX, MOVELL Netware and all 3868X application Programs.

1.2 Checklist

Please check your PT-308 package to ensure that it contains the following items :

- PT-308 Main board

- PT-308 User's manual

If any of these items are missing or damaged, please contact your dealer or sales representative for assistance.

SECTION 2

SPECIFICATIONS

2.1 System Board Specifications

- . Intel 80386sx Microprocessor.
- . Socket for Optional 80387sx Coprocessor.
- . Page and Page Interleaved on board memory.
- . Up to 16MB of Memory on board by 4MB x 9, 1MB x 9 and 256KB x 9 SIMMs Modules.
- . Up to 25MHZ with 0 wait state memory access. . LIM EMS 4.0 compatibles.
- . Fast Gate A20 and Fast CPU Reset logic.
- . Speed switching with hardware and software selection.
- . Single-chip solution and low power consumption.
- . Programmable Shadow RAM Capability.
- . Optimized for OS/2 operation.
- . Rechargeable Battery Back-Up on Board.
- . Fully IBM PC/AT Compatible Bus Architecture 6 slots x 16-bit and 1 slots x B bit Bus.
- . Board size 22cm x 22cm.
- . 4-layers board to avoid the noise-rising.

2.2 Jumpers and Connectors Descriptions

JP1	Pipeline Selector
J5	Speaker Connector
JP6	COMS SETUP Selector
J8	External Batt Connector
J9	Keyboard Connector
J10	Key-lock and Power-LED
JP11	Display Selector
J15	Reset Connector for Restart the system
JP90	Parity Check Connector
TUR-SW	Turbo-Switch for Hi-Speed
TUR-LED	LED Connector for Speed-status

Power Connector

2.2 Jumpers and Connectors Descriptions

PIPELINE MODE (JP1)

PIN	DESCRIPTION
1-2 ON	Pipeline mode
1-2 OFF	Non Pipeline mode

SPEAKER CONNECTOR (J5)

PIN	DESCRIPTION
1	DATA OUT
2	Key
3	Ground
4	+ SVDC

COMS SETUP SELECTOR (JP6)

PIN		DESCRIPTION	
	1-3 ON	Reset COMS Setup (Short once	9]
	2-4 ON	Normally use	

EXTERNAL BATTERY CONNECTOR (J8)

PIN	DESCRIPTION
1	3.6V/6V DC
2	Not Used
3	Ground
4	Ground

KEYBOARD CONNECTOR (J9)

PIN	DESCRIPT	ION
1	Keyboard	Clock
2	Keyboard	DATA
3	Spare	
4	Ground	
5	+5VDC	

2.2 Jumpers and Connectors Descriptions

POWER LED and KEYLOCK CONNECTOR (J10)

PIN	DESCRIPTION
1	LED power
2	Key
3	Ground
4	Keyboard Inhibitor
5	Ground

DISPLAY SELECTOR (JP11)

PIN	DESCRIPTION
1-2 ON	Color Graphic display
1-2 OFF	Monochrome display

HARDWARE RESET (J15)

This jumper is to restart the system when you short the header once.

PARITY CHECK CONNECTOR (JP90)

PIN		DESCRIPTION	
1-2	ON	Enable	
1-2	OFF	Disable	

2.2 Jumpers and Connectors Descriptions

TURBO SWITCH (TUR-SW)

PIN		DESCRIPTION	
1-2	ON	HIGH-SPEED	
1-2	OFF	LOW-SPEED	

NOTE: You can also make the selection of Fast or Low Speed by pressing <CTRL>, <ALT> and <+> or <-> at the TUR-SW-OFF environment.

TURBO LED (TUR-LED)

This header is for the LED connector of cabinet and Speed Status. It will make LED bright at Hi-Speed and Dark at Lospeed.

POWER CONNECTOR (POW)

PIN	DESCRIPTI
1	Power Goo
2	+ 5V DC
3	+ 12V DC
4	- 12V DC
5	Ground
6	Ground
7	Ground
8	Ground
9	- 5V DC
10	+ 5V DC
11	+ 5V DC
12	+ 5V DC

2.3 MEMORY CONFIGURATIONS

DRAMs Configuration

BANK 0	BANK 1	BANK 2	BANK 3	TOTAL
256K	х	х	x	512KB
256K	256K	х	х	1MB
256K	256K	256K	х	1.5МВ
256K	256K	256K	256K	2MB
ım	х	х	х	2MB
1M	1M	х	х	4MB
1M	1M	1M	х	5МВ
114	1M	1M	1M	ВМВ
4м	x	х	х	ЗИВ
4M	4M	х	х	16MB
256K	256K	1M	х	ЗМВ
256K	256K	1M	1M	5MB
1M	1M	4M	x	12MB

2.4 BIOS CONFIGURATION

2.4.1 How to pop-up the Set-Up Menu

After your installation of the system and you need to make proper setting in the Set-Up menu. When the system is powered on or reset, the BIOS will display the logo of System BIOS and begin to run POST (Power On Self Test) and initialize and check the other interface cards those are match or not the Set-Up Menu.

If the setting inside the Set-Up Menu is not the same Real Interface Cards the BIOS will show the ERROR MESSAGE AND <FI> will be prompted.

Pressing the <Fl> key is to enter the Set-Up menu for corrections of the current configurations.

In addition, you can also enter the Set-Up menu by press key once before memory test completed.

2.4.2 Manufacturing Default BIOS Setting Table

The following Menu Table are for AMI CMOS SETUP settings and the Manufacturing default settings.

	В.	LOS	SETU	PROGRAM	- ADVANCE	CHOS	SETUP
(C)	1990	Ame	rican	Megatrends	Inc., All	Rights	Reserved

Typematic Rate Programming :	Disabled
Typematic Rate Delay (msec) :	250
Typematic Rate (Chars/Sec) :	30
Above 1 MB Memory Test	Disabled
Memory Test Tick Sound :	Enabled
Memory Parity Error Check :	Enabled
Hit < DEL > Message Display :	Enabled
Hard Disk Type 47 RAM Area :	
Wait For <f1> If Any Error :</f1>	
Adaptor ROM Shadow C800, 15K:	
Adaptor ROM Shadow CCDO, 16K:	
Adaptor ROM Shadow D000, 16K:	Disabled
Adaptor ROM Shadow D400, 16K:	
Adaptor ROM Shadow D800, 16K:	
Adaptor ROM Shadow DCOO, 16K:	
Adaptor ROM Shadow E000, 32K:	
Adaptor ROM Shadow E800, 32K:	
System ROM Shadow F000, 54K:	
	0 W/S
	Disabled
	Enabled
Non-Turbo Mode CLK2 Divider :	
	/2
	Fast
	/4
Proc erock prainet	14

8

2.4 BIOS CONFIGURATION

2.4.3 How to configure the Set-Up MENU for AMI BIOS

After your installation of the system and you need to make proper setting in the Set-Up Menu.

When the system is powered on or reset, the BIOS will display the logo of system BIOS and begin to run POST (Power On Self Test) and initialize and check the other interlace cards those are match or not in the Set-Up Menu.

If the setting are not the same as the real interface cards, the BIOS will show the error messages what is not match with the settings and <Fl> will prompt at the end-line.

In addition, you can also display the Set-Up Menu By pressing key.

1. STANDARD CHOS SETUP

In the Standard Setup Options Table, you can set the TIME, DATE, Floppy Disk Driver, Fixed Disk and Display Selections.

Diskette Drive(s) Selection

- . 5.25 Inch, 360KB
- . 5.25 Inch, 1.2MB
- . 3.5 Inch, 720KB . 3.5 Inch, 1.44KB

ADVANCED FEATURE CONTROL

Numlack

In the Advanced Feature Control Menu, you can set the Numlock Key ON or OFF when booting the system.

In this entry, you can set the CPU Speed Fast or Slow when booting the system.

DRAMs Wait States

In this entry, you can configure the Memory Access Wait States "O" and "1" to meet the DRAM Speed. O Wait States needs the DRAM at 80ns.

Shadow System and Video BIOS

In this entry, you can set Enable if the system has 1 Negabyle memory size at least. Enabling the System and Video Shadow is that it read the contents of BIOS from Read Only Memory (ROM) and write and locate in the DRAM so that the system becomes faster because the DRAM Memory Access is more rapidly the ROM.

2.4.3 How to configure the set-up MENU for AMI BIOS

ADVANCED PRATURE CONTROL

Non - Turbo Mode CLK Divider

This supports the AT Bus performance Control - Divided by two in faster than divided by four.

Turbo Video

This formative is to enhance the Video Graphics performance.

SECTION 3 I/O CHANNEL AND DIAGRAM


3.1 62 Pin I/O Bus

GND	B1	-	UNIDER DE	Al	-1/0 CH CK
RESET DRV	B2	-	-	A2	SD7
+SV ED	В3	-	and way rate	A3	SD6
IRQ9	B4	-	110-110	A4	SD5
-SV DC	B5	-	This of the	A5	SD4
DRQ2	B6	-	100	A6	SD3
-12VDC	B7	0.00	ST WHEN	A7	SD2
DWS	88	-	10 to 10	A8	SD1
+12VDC	B9	-	- T	A9	SDO
GND	B10	-	17. 28 16	A10	-I/O CH RDY
-SMEMW	B11	-	-	A11	AEN
-SHEMR	B12	-	107-7	A12	SA19
-LOW	B13	-	-	A13	SA18
-LOR	B14	-	-	A14	SA17
-DACK3	B15	-	-	A15	SA16
DRQ3	B16	-	-	A16	SA15
-DACK1	B17	-	-	A17	SA14
DRQ1	B18	-	-	A18	SA13
-REFRESH	B19	-	-	A19	SA12
CLK	B20	-	-	A20	SA11
IRQ7	B21	-	-	A21	SA10
IRQ6	B22	-	-	A22	SA9
IRQ5	B23	-	-	A23	SAB
IRQ4	B24	-	-	A24	SA7
IRQ3	B25	-	-	A25	SA6
-DACK2	B26	-	-	A26	SA5
T/C	B27	-	-	A27	SA4
BALE	B28	-	-	A28	SA3
+5VDC	B29	-	-	A29	SA2
osc	B30	-	-	A30	SA1
GND	B31	-	-	A31	SAO

3.2 36 Pin I/O Bus

-MEM CS16	D1	-	-	C1	SBHE
-I/O CS16	D2	-	-	C2	LA23
IRQ 10	D3	-	-	C3	LA22
IRQ 11	D4	-	pro-tr	C4	LA21
IRQ 12	D5	1 -1		C5	LA20
IRQ 15	D6	0 1-3 3	No.	C6	LA19
IRQ 14	D7	-	-	C7	LA18
-DACK O	DB	14 1142	-	C8	LA17
DRQ 0	D9	-	-	C9	-MEME
-DACK 5	D10	1-4000	000-00	C10	-MEMY
DRQ 5	D11	10-36	1000	C11	SD08
-DACK 6	D12	0.4000	17.0 40	C12	SD09
DRQ 6	D13	-	-	C13	SD10
-DACK 7	D14	11 10-11	100 -11	C14	SD11
DRQ 7	D15	-	-	C15	SD12
+5V DC	D16	-	0.40	C16	SD13
-MASTER	D17	0 14 10	1014	C17	SD14
GND	D18	-	-	C18	SD15

3.3 Board Outline



4.1 System timers

The system has three programmable timer/counters controlled by an Intel 8254-2 timer/counter chip. These are channel O through 2, defined as follows :

Channel 0	System timer
GATE O	Tied on
CLK IN D	1.190Mhz OSC
CLK OUT O	B259A IRQ 0
Channel 1	Refresh Request Generator
GATE 1	Tied on
CLK IN 1	1.190Mhz OSC
CLK OUT 1	Request Refresh Cycle
* Note : Channel period signal.	is programmed to generate a 15 microsecond
Channel 2	Tone Generation for speaker
GATE 2	Controlled by bit 0 of hex 61 PPI bit
CLK IN 2	1.190Mhz OSC
CLK OUT 2	Used to drive the speaker

4.2 System interrupts

Sixteen levels of system interrupts are provided by the 80286 NMI & two 8259A interrupt controller chips. The following shows the various interrupt-level assignments in decreasing priority :

Level		Function	
Interrupt	controllers	Parity or I/O channel check	
CTLR 1 IRQ 0 IRQ 1 IRQ 2	CTLR 2	Timer output 0 Reyboard (Output buffer full) Interrupt from CTLR 2	
a	IRQ 8 IRQ 9 IRQ 10 IRQ 11 IRQ 12 IRQ 13 IRQ 14 IRQ 15	Real time clock interrupt Software redirected to INT OAH(IRQ 2) Reserved Reserved Numeric co-processor Fixed disk controller Reserved	
IRQ 3 IRQ 4 IRQ 5 IRQ 6 IRQ 7	140 13	Serial Port 2 Serial Port 1 Parallel Port 2 Diskette controller Parallel port 1	

SECTION 4

HARDWARE COMPATIBILITY

4.3 Direct memory access

Each DMA channels are supported by the system. Two Intel 8237-5 DMA controller chips (Four channels in each chip) are used. DMA channels are assigned as follows :

CTI	LR 1	CTLR 2	
Ch	0-Spare	Ch 4-Cascade for CTLR 1	_
Ch	1-SDLC	Ch 5-Spare	
Ch	2-Diskette	Ch 6-Spare	
ch	3-Spare	Ch 7-Spare	

Channels from 0 through 3 are contained in DMA controller 1. Transfers of 8-bit data, 8-bit I/O adapters and 8-bit or 16bit system memory are supported by these channels. Each of these channels will transfer data in 64KB block throughout the 16-megabyte system address space.

Channels from 4 through 7 are contained in DMA controller 2. To cascade channels 0 through 3 to the microprocessor, use channel 4. Transfer of 16-bit data between 16-bit adapters and 16-bit system memory are then supported by channels 5, 6 & 7. DMA channels from 5 through 7 transfer data in 128K blocks throughout the 16-megabyte system address space. These channels will not transfer data on odd-byte boundaries.

The address for the page register are as follows :

Page Register	I/O HEX address
DMA channel 0	0087
DMA channel 1	0083
DMA channel 2	0081
DMA channel 3	0082
DMA channel 5	008в
DMA channel 6	0089
DMA channel 7	008A
Refresh	008F

Address generation for the DMA channels is as follows :

For DMA char	nnels 3 through 0 :
Source	DMA Page Registers 8237A-5
Address	A23A16 A15A1
For DMA chai	nnels 7 through 5 :
Source	DMA Page Registers 8237A-5
Address	A23A17 A16A0

Note : The BHE and AO addressing signals are forced to a logic O. DMA channel addressees do not increase or decrease through page boundaries(64KB for channels O through 3 and 128KB for channels 5 through 7).

SECTION 4

HARDWARE COMPATIBILITY

4.4 Real time clock and non-volatile RAM

The real time clock and its 64 bytes of RAM information are backed up by 3.67 rechargeable DC battery (or 6V external battery). The internal clock circuitry uses 14 bytes while the rest is allocated to system configuration.

Real time clock address :

Address	Description
00	Seconds
01	Second alarm
02	Minutes Minutes
03	Minute alarm
04	Hours
05	Hour alarm
06	Day of week
07	Date of month
08	Honth
09	Year Year
OA .	Status register A
ОВ	Status register B
OC	Status register C
OD	Status register D
OE	Diagnostic Status byte
OF	Shutdown
10	Diskette drive type byte-drive A and B
11	Reserved
12	Fixed disk type byte-drive C and D
13	Reserved
14	Equipment byte
15	Low base memory
16	High base memory
17	Low expansion memory byte
18	High expansion memory byte
19	Extended fixed disk type-driver C
1A	Extended fixed disk type-driver D
1B-2D	Reserved
2E-2F	2 byte CMOS checksum
30	Low expansion memory byte
31	High expansion memory byte
32	Data century byte
33	Information flags (set during power on)
34-3F	Reserved