Addendum P5BV3+/e

Rev. BC0+

Processors

• New Supported Processors

The following has been added to the list of processors supported by the system board.

Processor	SWI: I-6	Processor	SWI: I-6
M II-200 -	0 1 2 3 4 5 6	M II-366 -	O 1 2 3 4 5 6
66MHz - 2.5x	↑	100MHz - 2.5x	
M II-266 - 66MHz - 3x	0 1 2 3 4 5 6	M II-380 - 100MHz - 3x	O 1 2 3 4 5 6
M II-333 - 66MHz - 4x	0 1 2 3 4 5 6	WinChip2 -233 - 66MHz - 3.5x	O 1 2 3 4 5 6
M II-333 -	0 1 2 3 4 5 6	K6-2/450 -	O 1 2 3 4 5 6
75MHz - 3.5x	1 1 2 3 4 5 6	100MHz - 4.5x	
M II-366 -	0 1 2 3 4 5 6	K6-III/400 -	Q 1 2 3 4 5 6
83MHz - 3.5x	↑	100MHz - 4x	

Correction

The Cyrix M II-350 processors are not available, therefore information relevant to this processor will be removed in the future version of the manua.

The external system bus clock and frequency ratio of M II-400, WinChip2-266 and WinChip2-300 processors are incorrect; therefore the DIP switch settings for these processors have been changed.

Please refer to the table on the next page for the updated settings.

IDT Processors	SWI: I-6	IDT Processors	SW1: 1-6
WinChip2-266 - 100MHz - 2.33x	0 1 2 3 4 5 6	WinChip2-300 - 100MHz - 2.5x	O 1 2 3 4 5 6
M II-400 - 95MHz - 3.5x	0 2 3 4 5 6 ↑		

BIOS

The system board comes standard with IMB flash memory. An optional 2MB flash memory, which includes the SDMS function, will be provided.

Cache Memory

The system board supports pipeline burst, direct map write-through cache, not write-back cache.

2/2 36421912