Intel® Desktop Board D845EBT Technical Product Specification



May 2002

Order Number: A92200-001

Revision History

Revision	Revision History	Date
-001	First release of the Intel [®] Desktop Board D845EBT Technical Product Specification.	

This product specification applies to only the standard Intel Desktop Board D845EBT with BIOS identifier BT84510A.86A.

Changes to this specification will be published in the Intel Desktop Board D845EBT Specification Update before being incorporated into a revision of this document.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Intel products are not intended for use in medical, life saving, or life sustaining applications or for any other application in which the failure of the Intel product could create a situation where personal injury or death may occur.

Intel may make changes to specifications, product descriptions, and plans at any time, without notice.

The Intel Desktop Board D845EBT may contain design defects or errors known as errata that may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 80217-9808

or call in North America 1-800-548-4725, Europe 44-0-1793-431-155, France 44-0-1793-421-777, Germany 44-0-1793-421-333, other Countries 708-296-9333.

Intel, Pentium, Celeron, and LANDesk are registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

[†] Other names and brands may be claimed as the property of others.

Copyright © 2002, Intel Corporation. All rights reserved.

Preface

This Technical Product Specification (TPS) specifies the Intel Desktop Board D845EBT layout, components, connectors, power and environmental requirements, and BIOS. The TPS describes the standard product and available manufacturing options.

Intended Audience

The TPS is intended to provide detailed, technical information about the Desktop Board D845EBT and its components to the vendors, system integrators, and other engineers and technicians who need this level of information. It is specifically *not* intended for general audiences.

What This Document Contains

Chapter Description

- 1 A description of the hardware used on the Desktop Board D845EBT
- 2 A map of the resources of the Desktop Board D845EBT
- 3 The features supported by the BIOS Setup program
- The contents of the BIOS Setup program's menus and submenus 4
- 5 A description of the BIOS error messages, beep codes, and POST codes

Typographical Conventions

This section contains information about the conventions used in this specification. Not all of these symbols and abbreviations appear in all specifications of this type.

Notes, Cautions, and Warnings



■ NOTE

Notes call attention to important information.



! CAUTION

Cautions are included to help you avoid damaging hardware or losing data.



A WARNING

Warnings indicate conditions, which if not observed, can cause personal injury.

Other Common Notation

#	Used after a signal name to identify an active-low signal (such as USBP0#)
(NxnX)	When used in the description of a component, N indicates component type, xn are the relative coordinates of its location on the Desktop Board D845EBT, and X is the instance of the particular part at that general location. For example, J5J1 is a connector, located at 5J. It is the first connector in the 5J area.
GB	Gigabyte (1,073,741,824 bytes)
GB/sec	Gigabytes per second
KB	Kilobyte (1024 bytes)
Kbit	Kilobit (1024 bits)
kbits/sec	1000 bits per second
MB	Megabyte (1,048,576 bytes)
MB/sec	Megabytes per second
Mbit	Megabit (1,048,576 bits)
Mbits/sec	Megabits per second
xxh	An address or data value ending with a lowercase h indicates a hexadecimal value.
x.x V	Volts. Voltages are DC unless otherwise specified.
†	This symbol is used to indicate third-party brands and names that are the property of their respective owners.

Contents

Pro	duct D	escription	
1.1	Overvie	ew	12
	1.1.1	Feature Summary	12
	1.1.2	Manufacturing Options	13
	1.1.3	Board Layout	14
	1.1.4	Block Diagram	15
1.2	Online	Support	16
1.3	Operat	ing System Support	16
1.4	Design	Specifications	17
1.5	Proces	sor	20
1.6	System	n Memory	21
1.7		45E Chipset	
	1.7.1	AGP	
	1.7.2	USB	24
	1.7.3	IDE Support	25
	1.7.4	Real-Time Clock, CMOS SRAM, and Battery	
	1.7.5	4 Mbit Firmware Hub (FWH)	
1.8	IDE RA	AID Controller	
1.9		ntroller	
_	1.9.1	Serial Ports	
	1.9.2	Parallel Port	
	1.9.3	Diskette Drive Controller	
	1.9.4	Keyboard and Mouse Interface	
1.10	_	394a-2000 Controller	
		Subsystem	
	1.11.1	-	
	1.11.2	2-Channel Audio Subsystem (Optional)	
	1.11.3	Audio Connectors	
	1.11.4	Audio Subsystem Software	
1.12		ubsystem	
	1.12.1	Intel® 82562ET Platform LAN Connect Device	
	1.12.2	RJ-45 LAN Connector with Integrated LEDs	
	1.12.3	LAN Subsystem Software	
1 13	_	Optional)	
	•	are Management Subsystem	
1.17	1.14.2		
	1.14.2	Chassis Intrusion and Detection	
1 15	_	Management	
1.13	1.15.1	ACPI	
	1.15.1	Hardware Support	
	1.13.2	ι ιαι υwαι θ ουμμοι ι	42

2	Tec	chnical Reference	
	2.1	Introduction	47
	2.2	Memory Map	
	2.3	Fixed I/O Map	
	2.4	DMA Channels	
	2.5	PCI Configuration Space Map	
	2.6	Interrupts	
	2.7	PCI Interrupt Routing Map	
	2.8	Connectors	
		2.8.1 Back Panel Connectors	
		2.8.2 Internal I/O Connectors	
		2.8.3 External I/O Connectors	
	2.9	Jumper Blocks	
		2.9.1 Front Panel Audio Connector/Jumper Block	
		2.9.2 BIOS Setup Configuration Jumper Block	
	2.10	Mechanical Considerations	
		2.10.1 D845EBT Form Factor	
		2.10.2 I/O Shield	
	2.11	Electrical Considerations	
		2.11.1 Power Consumption	
		2.11.2 Add-in Board Considerations	
		2.11.3 Standby Current Requirements	
		2.11.4 Fan Connector Current Capability	
		2.11.5 Power Supply Considerations	
	2.12	2 Thermal Considerations	
		Reliability	
		Environmental	
		Regulatory Compliance	
		2.15.1 Safety Regulations	
		2.15.2 EMC Regulations	
		2.15.3 Product Certification Markings (Board Level)	
3	Ove	erview of BIOS Features	
J	3.1		07
	3.1	BIOS Flash Memory Organization	
	3.3	Resource Configuration	
	3.3	3.3.1 PCI Autoconfiguration	
		3.3.2 PCI IDE Support	
	2.4	· · · · · · · · · · · · · · · · · · ·	
	3.4 3.5	System Management BIOS (SMBIOS)Legacy USB Support	
	3.6	BIOS Updates	
	3.0	3.6.1 Language Support	
		3.6.2 Custom Splash Screen	
	27	·	
	3.7	Recovering BIOS Data	91

	3.8	Boot Op	tions	
		3.8.1	CD-ROM Boot	91
		3.8.2	Network Boot	
		3.8.3	Booting Without Attached Devices	92
	3.9	Changin	g the Default Boot Device During POST	92
	3.10	Fast Boo	oting Systems with Intel® Rapid BIOS Boot	93
		3.10.1	Peripheral Selection and Configuration	93
		3.10.2	Intel Rapid BIOS Boot	93
	3.11	BIOS Se	ecurity Features	94
4	BIO	S Setup	o Program	
	4.1	Introduc	tion	95
	4.2		ance Menu	
	4.3	Main Me	enu	97
	4.4	Advance	ed Menu	98
		4.4.1	PCI Configuration Submenu	99
		4.4.2	Boot Configuration Submenu	100
		4.4.3	Peripheral Configuration Submenu	101
		4.4.4	IDE Configuration Submenu	103
		4.4.5	Diskette Configuration Submenu	106
		4.4.6	Event Log Configuration Submenu	107
		4.4.7	Video Configuration Submenu	108
		4.4.8	USB Configuration Submenu	
		4.4.9	Chipset Configuration Submenu	
	4.5	•	Menu	
	4.6	Power M	1enu	
		4.6.1	ACPI Submenu	
	4.7		nu	
		4.7.1	Boot Device Priority Submenu	
		4.7.2	Hard Disk Drives Submenu	
		4.7.3	Removable Devices Submenu	
		4.7.4	ATAPI CD-ROM Drives Submenu	
	4.8	Exit Mer	าน	116
5	Erro	or Mess	ages and Beep Codes	
	5.1		ror Messages	
	5.2		POST Codes	
	5.3		alization Checkpoints	
	5.4	Speaker		124
	5.5	BIOS Be	eep Codes	124

Figure	es established to the second of the second o	
1.	Desktop Board D845EBT Components	14
2.	Block Diagram	15
3.	Intel 845E Chipset Block Diagram	23
4.	USB Port Configuration	24
5.	6-Channel Audio Subsystem Block Diagram	
6.	2-Channel Audio Subsystem Block Diagram	
7.	ICH4 and CNR Signal Interface	
8.	Thermal Monitoring	
9.	Location of the Standby Power Indicator LED	
10.	Back Panel Connectors	
11.	Power and Hardware Control Connectors	
12.	D845EBT Add-in Board and Peripheral Interface Connectors	
13.	External I/O Connectors	
14.	Location of the Jumper Blocks	
15.	Desktop Board D845EBT Dimensions	
16.	I/O Shield Dimensions (for Boards with the 6-Channel Audio Subsystem)	
17.	I/O Shield Dimensions (for Boards with the 2-Channel Audio Subsystem)	
18.	Localized High Temperature Zones	82
Tables		
1.	Feature Summary	12
2.	Manufacturing Options	
3.	Specifications	
4.	Supported Memory Configurations	
5.	LAN Connector LED States	33
6.	Effects of Pressing the Power Switch	39
7.	Power States and Targeted System Power	40
8.	Wake-up Devices and Events	41
9.	Fan Connector Function/Operation	
10.	System Memory Map	
11.	I/O Map	
12.	DMA Channels	
13.	PCI Configuration Space Map	
14.	Interrupts	
15.	PCI Interrupt Routing Map	
16.	PS/2 Mouse/Keyboard Connector	
17.	IEEE 1394a-2000 Connector	
18.	USB Connectors	
19.	Serial Port A Connector	
20.	Parallel Port Connector	
21.	S/PDIF Connector (Optional)	
22.	Audio Rear Out Connector (Optional)	
23.	Audio Center/LFE Out Connector (Optional)	
24.	Audio Line In Connector	
25.	Audio Line Out Connector (Front Out for 6-Channel Audio)	57

26.	Mic In Connector	57
27.	LAN Connector	57
28.	ATX12V Power Connector	60
29.	Rear Chassis Fan Connector	60
30.	Processor Fan Connector	60
31.	Main Power Connector	60
32.	Chassis Intrusion Connector	61
33.	Front Chassis Fan Connector	61
34.	CNR Connector (Optional)	63
35.	PCI Bus Connectors	
36.	AGP Connector	65
37.	ATAPI-Style CD-ROM Connector	66
38.	Diskette Drive Connector	66
39.	PCI IDE Connectors	67
40.	SCSI LED Connector	67
41.	IDE RAID Connectors	68
42.	Front Panel Audio Connector	70
43.	Serial Port B Connector	
44.	Front Panel USB Connector	70
45.	Front Panel IEEE 1394a-2000 Connectors	71
46.	Front Panel Connector	
47.	States for a One-Color Power LED	72
48.	States for a Two-Color Power LED	72
49.	Auxiliary Front Panel Power/Sleep/Message-Waiting LED Connector	72
50.	Front Panel Audio Connector/Jumper Block	
51.	BIOS Setup Configuration Jumper Settings	74
52.	Power Usage	
53.	Standby Current Requirements	
54.	Fan Connector Current Capability	
55.	Thermal Considerations for Components	83
56.	Desktop Board D845EBT Environmental Specifications	84
57.	Safety Regulations	85
58.	EMC Regulations	
59.	Boot Device Menu Options	
60.	Supervisor and User Password Functions	
61.	BIOS Setup Program Menu Bar	
62.	BIOS Setup Program Function Keys	
63.	Maintenance Menu	
64.	Main Menu	97
65.	Advanced Menu	
66.	PCI Configuration Submenu	
67.	Boot Configuration Submenu	
68.	Peripheral Configuration Submenu	101
69.	IDE Configuration Submenu	
70.	Primary/Secondary IDE Master/Slave Submenus	
71.	Diskette Configuration Submenu	
72.	Event Log Configuration Submenu	
73.	Video Configuration Submenu	

Intel Desktop Board D845EBT Technical Product Specification

74.	USB Configuration Submenu	109
75.	Chipset Configuration Submenu	110
76.	Security Menu	111
77.	Power Menu	112
78.	ACPI Submenu	112
79.	Boot Menu	113
80.	Boot Device Priority Submenu	114
81.	Hard Disk Drives Submenu	115
82.	Removable Devices Submenu	115
83.	ATAPI CD-ROM Drives Submenu	116
84.	Exit Menu	116
85.	BIOS Error Messages	117
86.	Uncompressed INIT Code Checkpoints	119
87.	Boot Block Recovery Code Checkpoints	
88.	Runtime Code Uncompressed in F000 Shadow RAM	120
89.	Bus Initialization Checkpoints	123
90.	Upper Nibble High Byte Functions	123
91.	Lower Nibble High Byte Functions	
92.	Beep Codes	

1 Product Description

What This Chapter Contains

1.2 Online Support 16 1.3 Operating System Support 16 1.4 Design Specifications 17 1.5 Processor 20 1.6 System Memory 21 1.7 Intel® 845E Chipset 23 1.8 IDE RAID Controller 27 1.9 I/O Controller 27 1.10 IEEE 1394a-2000 Controller 29 1.11 Audio Subsystem 29 1.12 LAN Subsystem 33 1.13 CNR (Optional) 34 1.14 Hardware Management Subsystem 35 1.15 Power Management 36	1.1	Overview	.12
1.4 Design Specifications 17 1.5 Processor 20 1.6 System Memory 21 1.7 Intel® 845E Chipset 23 1.8 IDE RAID Controller 27 1.9 I/O Controller 27 1.10 IEEE 1394a-2000 Controller 29 1.11 Audio Subsystem 29 1.12 LAN Subsystem 33 1.13 CNR (Optional) 34 1.14 Hardware Management Subsystem 35	1.2	Online Support	.16
1.5 Processor 20 1.6 System Memory 21 1.7 Intel® 845E Chipset 23 1.8 IDE RAID Controller 27 1.9 I/O Controller 27 1.10 IEEE 1394a-2000 Controller 29 1.11 Audio Subsystem 29 1.12 LAN Subsystem 33 1.13 CNR (Optional) 34 1.14 Hardware Management Subsystem 35	1.3	Operating System Support	.16
1.6 System Memory 21 1.7 Intel® 845E Chipset 23 1.8 IDE RAID Controller 27 1.9 I/O Controller 27 1.10 IEEE 1394a-2000 Controller 29 1.11 Audio Subsystem 29 1.12 LAN Subsystem 33 1.13 CNR (Optional) 34 1.14 Hardware Management Subsystem 35	1.4	Design Specifications	.17
1.7 Intel® 845E Chipset 23 1.8 IDE RAID Controller 27 1.9 I/O Controller 27 1.10 IEEE 1394a-2000 Controller 29 1.11 Audio Subsystem 29 1.12 LAN Subsystem 33 1.13 CNR (Optional) 34 1.14 Hardware Management Subsystem 35	1.5	Processor	.20
1.7 Intel® 845E Chipset 23 1.8 IDE RAID Controller 27 1.9 I/O Controller 27 1.10 IEEE 1394a-2000 Controller 29 1.11 Audio Subsystem 29 1.12 LAN Subsystem 33 1.13 CNR (Optional) 34 1.14 Hardware Management Subsystem 35	1.6	System Memory	.21
1.9 I/O Controller 27 1.10 IEEE 1394a-2000 Controller 29 1.11 Audio Subsystem 29 1.12 LAN Subsystem 33 1.13 CNR (Optional) 34 1.14 Hardware Management Subsystem 35		Intel® 845E Chipset	.23
1.10 IEEE 1394a-2000 Controller 29 1.11 Audio Subsystem 29 1.12 LAN Subsystem 33 1.13 CNR (Optional) 34 1.14 Hardware Management Subsystem 35	1.8	IDE RAID Controller	.27
1.11 Audio Subsystem291.12 LAN Subsystem331.13 CNR (Optional)341.14 Hardware Management Subsystem35			
1.12 LAN Subsystem331.13 CNR (Optional)341.14 Hardware Management Subsystem35	1.10	IEEE 1394a-2000 Controller	.29
1.13 CNR (Optional)341.14 Hardware Management Subsystem35	1.11	Audio Subsystem	.29
1.13 CNR (Optional)341.14 Hardware Management Subsystem35	1.12	LAN Subsystem	.33
1.14 Hardware Management Subsystem35	1.13	CNR (Optional)	.34
1.15 Power Management38			
	1.15	Power Management	.38

1.1 Overview

1.1.1 Feature Summary

Table 1 summarizes the major features of the Intel® Desktop Board D845EBT.

Table 1. Feature Summary

Form Factor	ATX (12.00 inches by 8.20 inches)
Processor	Support for an Intel [®] Pentium [®] 4 processor in a μPGA478 socket with a 400/533 MHz system bus
	 Support for an Intel[®] Celeron[®] processor in a μPGA478 socket with a 400 MHz system bus
Memory	Two 184-pin DDR SDRAM Dual Inline Memory Module (DIMM) sockets
	Support for single-sided or double-sided DIMMs (DDR 200 and DDR 266)
	Support for up to 2 GB of system memory
	NOTE: The Desktop Board D845EBT has been designed to support DIMMs based on 512 Mbit technology for a maximum onboard capacity of up to 2 GB, but this technology has not been validated on this board. Please refer to the following Intel web site: http://developer.intel.com/design/motherbd/bt/bt_mem.htm
Chipset	Intel® 845E Chipset, consisting of:
	Intel® 82845E Memory Controller Hub (MCH)
	Intel® 82801DB I/O Controller Hub (ICH4)
	4 Mbit Firmware Hub (FWH)
Video	AGP connector supporting 1.5 V 4X AGP cards
Audio	See Manufacturing Options on page 13.
USB	Support for USB 2.0 devices
Peripheral	Up to six USB ports
Interfaces	Two serial ports
	One parallel port
	Two IDE interfaces with UDMA 33, ATA-66/100 support
	One diskette drive interface
	PS/2 [†] keyboard and mouse ports
	Three fan connectors
IEEE 1394a-2000	Agere Systems FW323 controller
	Three IEEE 1394a-2000 ports
IDE RAID	 Promise[†] Technology PDC20267 ATA/100 controller supporting RAID 0, RAID 1, and RAID 0+1
	Two IDE RAID connectors
Expansion Capabilities	Five PCI bus add-in card connectors (SMBus routed to PCI bus connector 1)
I/O Control	SMSC LPC47M102 LPC Bus I/O controller
	Intel® 82562ET 10/100 Mbits/sec Platform LAN Connect (PLC) device

continued

Table 1. Feature Summary (continued)

Hardware Monitor	Hardware management ASIC
Subsystem	Voltage sense to detect out of range power supply voltages
	Thermal sense to detect out of range thermal values
	Two fan sense inputs used to monitor fan activity
	Fan speed control
BIOS	Intel/AMI BIOS (resident in the 4 Mbit FWH)
	Support for Advanced Configuration and Power Interface (ACPI), Plug and Play, and SMBIOS
Instantly Available	Support for PCI Local Bus Specification Revision 2.2
PC Technology	Suspend to RAM support
	Wake on PCI, CNR, RS-232, front panel, PS/2 devices, and USB ports

For information about	Refer to
The Desktop Board D845EBT's compliance level with ACPI, Plug and Play, and SMBIOS.	Section 1.4, page 17

1.1.2 Manufacturing Options

Table 2 describes the manufacturing options for the Desktop Board D845EBT. Not every manufacturing option is available in all marketing channels. Please contact your Intel representative to determine which manufacturing options are available to you.


Table 2. Manufacturing Options

Audio	The Desktop Board D845EBT includes either of the following audio subsystem AC '97 processing:	
	6-channel audio subsystem using the Analog Devices AD1980 codec	
	2-channel audio subsystem using the Analog Devices AD1981A codec	
CNR	Communication and Networking Riser (CNR) connector.	
	NOTE: LAN and USB CNR cards are not supported.	

For information about	Refer to
Available configurations for the Desktop Board D845EBT	Section 1.2, page 16

1.1.3 Board Layout

Figure 1 shows the location of the major components on the Desktop Board D845EBT.



- A Audio codec
- B Intel 82562ET PLC device
- C AGP connector
- D Back panel connectors
- E +12 V power connector (ATX12V)
- F Intel 82845E Memory Controller Hub (MCH)
- G μPGA478 processor socket
- H DIMM sockets
- I I/O controller
- J Power connector
- K IDE connectors

- L Diskette drive connector
- M 4 Mbit Firmware Hub (FWH)
- N Intel 82801DB I/O Controller Hub (ICH4)
- O Speaker
- P Front panel connector
- Q RAID connectors
- R RAID controller
- S Battery
- T PCI bus add-in card connectors
- U IEEE 1394a-2000 controller
- V CNR connector (optional)

Figure 1. Desktop Board D845EBT Components

1.1.4 Block Diagram

Figure 2 is a block diagram of the major functional areas of the Desktop Board D845EBT. See Figure 4 on page 24 for USB port routing.




Figure 2. Block Diagram

1.2 Online Support

To find information about	Visit this World Wide Web site:	
The Desktop Board D845EBT, look under "Desktop Board Products" or	http://www.intel.com/design/motherbd	
"Desktop Board Support"	http://support.intel.com/support/motherboards/desktop	
Available configurations for the Desktop Board D845EBT	http://developer.intel.com/design/motherbd/bt/bt_available.htm	
Processor data sheets	http://www.intel.com/design/litcentr	
ICH4 addressing	http://developer.intel.com/design/chipsets/datashts	
Custom splash screens	http://intel.com/design/motherbd/gen_indx.htm	
Audio software and utilities	http://www.intel.com/design/motherbd	
LAN software and drivers	http://www.intel.com/design/motherbd	

1.3 Operating System Support

The Desktop Board D845EBT supports drivers for all of the onboard hardware and subsystems under the following operating systems:

- Microsoft Windows† 98 SE
- Windows ME
- Windows 2000
- Windows XP

For information about	Refer to
Supported drivers	Section 1.2, page 16

■ NOTES

- Third party vendors may offer other drivers.
- IEEE 1394a-2000 support has been tested with Windows 2000 and Windows XP drivers and is not currently supported by any other operating system.
- *USB* 2.0 support has been tested with Windows 2000 and Windows XP drivers and is not currently supported by any other operating system.

1.4 Design Specifications

Table 3 lists the specifications applicable to the Desktop Board D845EBT.

Table 3. Specifications

		Version, Revision Date, and Ownership	The information is available from	
1394	IEEE Std 1394-1995, IEEE Standard for a High Performance Serial Bus	November 8, 2001 Institute of Electrical and Electronic Engineers.	http://standards.ieee.org/ catalog/olis/busarch.html	
	IEEE Std 1394a-2000, IEEE Standard for a High Performance Serial Bus – Amendment 1	June 29, 2000 Institute of Electrical and Electronic Engineers.	http://standards.ieee.org/ catalog/olis/busarch.html	
AC '97	Audio Codec '97	Revision 2.2, September 2000, Intel Corporation.	ftp://download.intel.com/ial/ scalableplatforms/ ac97r22.pdf	
ACPI	Advanced Configuration and Power Interface Specification	Version 2.0, July 27, 2000, Compaq Computer Corporation, Intel Corporation, Microsoft Corporation, Phoenix Technologies Limited, and Toshiba Corporation.	http://www.acpi.info/spec.htm	
AGP	Accelerated Graphics Port Interface Specification	Revision 2.0, May 4, 1998, Intel Corporation.	http://www.agpforum.org/ specs_specs.htm	
AMI BIOS	AMIBIOS Desktop Core 8.0	AMIBIOS 8.0, 2001, American Megatrends, Inc.	http://www.ami.com/support/ doc/amibios8.pdf	
ATA/ ATAPI-5	Information Technology-AT Attachment with Packet Interface - 5 (ATA/ATAPI-5)	Revision 3, February 29, 2000, Contact: T13 Chair, Seagate Technology.	http://www.t13.org	
ATX	ATX Specification	Version 2.03, December 1998, Intel Corporation.	http://www.formfactors.org/ developer/specs/atx/ atxspecs.htm	
ATX12V	ATX/ATX12V Power Supply Design Guide	Version 1.2, August 2000, Intel Corporation.	http://www.formfactors.org/ developer/specs/atx/ atxspecs.htm	
BIS	Boot Integrity Services (BIS) Application Programming Interface (API)	Version 1.0, August 4, 1999, Intel Corporation.	http://www.intel.com/labs/ manage/wfm/wfmspecs.htm	
CNR	Communication and Network Riser (CNR) Specification	Revision 1.2, November 8, 2001, Intel Corporation.	http://developer.intel.com/ technology/cnr/index.htm	

continued

 Table 3.
 Specifications (continued)

Reference Name	Specification Title	Version, Revision Date and Ownership	The information is available from	
DDR Double Data Rate (DDR) Version 1.0, SDRAM Specification June 2000, JEDEC Solid Stat Association.		June 2000, JEDEC Solid State Technology	http://www.jedec.org/	
	Design Specification for a 184 Pin DDR Unbuffered DIMM	Revision 1.0, October 2001, JEDEC Solid State Technology Association.	http://www.jedec.org/	
	Intel [®] JEDEC DDR 200/266 Unbuffered DIMM Specification Addendum	Revision 0.9, September 27, 2001, Intel Corporation.	http://developer.intel.com/ technology/memory/ index.htm	
EHCI	Enhanced Host Controller Interface Specification for Universal Serial Bus	Revision 1.0, March 12, 2002, Intel Corporation.	http://developer.intel.com/ technology/usb/download/ ehci-r10.pdf	
EPP	IEEE Std 1284.1-1997 (Enhanced Parallel Port)	, ,		
El Torito	Bootable CD-ROM Format Specification	Version 1.0, January 25, 1995, Phoenix Technologies Limited and International Business Machines Corporation.	http://www.phoenix.com/ PlatSS/products/specs.html	
Front Panel	Front Panel I/O Connectivity Design Guide	Version 1.0, October 2000, Intel Corporation.	http://www.formfactors.org/ formfactors/ front_panel_io.htm	
LPC	Low Pin Count Interface Specification	Revision 1.0, September 29, 1997, Intel Corporation.	http://www.intel.com/ design/chipsets/industry/ lpc.htm	
OHCI	OpenHCI – Open Host Controller Interface Specification for USB	Release 1.0a, October 10, 1996, Compaq computer Corp., Microsoft Corporation, and National Semiconductor Corp.	http://www.usb.org/ developers/docs.html	
PCI	PCI Local Bus Specification	Revision 2.2, December 18, 1998, PCI Special Interest Group.	http://www.pcisig.com/ specifications	
	PCI Bus Power Management Interface Specification	Revision 1.1, December 18, 1998, PCI Special Interest Group.	http://www.pcisig.com/ specifications	
Plug and Play	Specification PCI Special Interest Gi Plug and Play BIOS Specification Version 1.0a, May 5, 1994, Compaq Computer Co Phoenix Technologies and Intel Corporation.		http://www.microsoft.com/ hwdev/tech/PnP/ default.asp	

continued

 Table 3.
 Specifications (continued)

Reference Name	-		The information is available from	
PXE	Preboot Execution Environment	Version 2.1, September 20, 1999, Intel Corporation.	ftp://download.intel.com/ labs/manage/wfm/ download/pxespec.pdf	
SMBIOS	System Management BIOS	Version 2.3.1, March 16, 1999, American Megatrends Incorporated, Award Software International Incorporated, Compaq Computer Corporation, Dell Computer Corporation, Hewlett-Packard Company, Intel Corporation, International Business Machines Corporation, Phoenix Technologies Limited, and SystemSoft Corporation.	http://www.dmtf.org/ download/standards/ DSP0119.pdf	
UHCI	Universal Host Controller Interface Design Guide	Revision 1.1, March 1996, Intel Corporation.	http://www.usb.org/ developers/docs.html	
USB	Universal Serial Bus Specification	Revision 2.0, April 27, 2000, Compaq Computer Corporation, Hewlett-Packard Company, Lucent Technologies Inc., Intel Corporation, Microsoft Corporation, NEC Corporation, and Koninklijke Philips Electronics N.V.	http://www.usb.org/ developers/docs.html	
WfM	Wired for Management Baseline	Version 2.0, December 18, 1998, Intel Corporation.	http://www.intel.com/labs/ manage/wfm/ wfmspecs.htm	

1.5 Processor



A CAUTION

Use of unsupported processors can damage the Desktop Board D845EBT, the processor, and the power supply. See Intel's World Wide Web site for the most up-to-date list of supported processors for the Desktop Board D845EBT.

The Desktop Board D845EBT supports:

- A Pentium 4 processor in a μPGA478 socket with a system bus of 400/533 MHz
- A Celeron processor in a µPGA478 socket with a system bus of 400 MHz

The list of supported processors for the Desktop Board D845EBT is available from Intel's World Wide Web site. All supported onboard memory can be cached. See the processor's data sheet for cachability limits.

■ NOTE

Do not use a standard ATX power supply. The Desktop Board D845EBT will not boot with a standard ATX power supply. Use only ATX12V-compliant power supplies with the Desktop Board D845EBT. ATX12V power supplies have an additional power lead that provides required supplemental power for the processor. Connect the 20-pin and 4-pin leads of ATX12V power supplies to the corresponding connectors on the Desktop Board D845EBT or it will not boot.

Section 1.2, page 16
Section 1.2, page 16
Section 2.8.2.2, page 59

1.6 System Memory

The Desktop Board D845EBT has two DIMM sockets and supports the following memory features:

- 2.5 V (only) 184-pin DDR SDRAM DIMMs with gold-plated contacts
- Unbuffered, unregistered single-sided or double-sided DIMMs
- Maximum total system memory: 2 GB (see second NOTE below)
- Minimum total system memory: 64 MB
- 200/266 MHz DDR SDRAM DIMMs only
- Serial Presence Detect
- Suspend to RAM
- Non-ECC and ECC DIMMs

NOTES

- Remove the AGP video card before installing or upgrading memory to avoid interference with the memory retention mechanism.
- The Desktop Board D845EBT has been designed to support DIMMs based on 512 Mbit technology for a maximum onboard capacity of up to 2 GB, but this technology has not been validated on this desktop board. Please refer to the following Intel web sites for the latest lists of tested memory.
 - http://developer.intel.com/design/motherbd/bt/bt_mem.htm
- To be fully compliant with all applicable DDR SDRAM memory specifications, the Desktop Board D845EBT should be populated with DIMMs that support the Serial Presence Detect (SPD) data structure. This allows the BIOS to read the SPD data and program the chipset to accurately configure memory settings for optimum performance. If non-SPD memory is installed, the BIOS will attempt to correctly configure the memory settings, but performance and reliability may be impacted or the DIMMs may not function under the determined frequency.
- For ECC functionality, all installed DIMMs must be ECC.

For information about	Refer to
Obtaining DDR SDRAM specifications	Section 1.4, page 17

Table 4 lists the supported DIMM configurations.

Table 4. Supported Memory Configurations

DIMM Capacity	Configuration	DDR SDRAM Density	DDR SDRAM Organization Front-side/Back-side	Number of DDR SDRAM Devices
64 MB	DS	64 Mbit	4 M x 16/4 M x 16	8
64 MB	SS	64 Mbit	8 M x 8/empty	8
64 MB	SS	128 Mbit	8 M x 16/empty	4
128 MB	DS	64 Mbit	8 M x 8/8 M x 8	16
128 MB	DS	128 Mbit	8 M x 16/8 M x 16	8
128 MB	SS	128 Mbit	16 M x 8/empty	8
128 MB	SS	256 Mbit	16 M x 16/empty	4
256 MB	DS	128 Mbit	16 M x 8/16 M x 8	16
256 MB	DS	256 Mbit	16 M x 16/16 M x 16	8
256 MB	SS	256 Mbit	32 M x 8/empty	8
512 MB	DS	256 Mbit	32 M x 8/32 M x 8	16

Note: In the second column, "DS" refers to double-sided memory modules (containing two rows of DDR SDRAM) and "SS" refers to single-sided memory modules (containing one row of DDR SDRAM).

1.7 Intel® 845E Chipset

The Intel 845E chipset consists of the following devices:

- Intel 82845E Memory Controller Hub (MCH) with Accelerated Hub Architecture (AHA) bus
- Intel 82801DB I/O Controller Hub (ICH4) with AHA bus
- Firmware Hub (FWH)

The MCH is a centralized controller for the system bus, the memory bus, the AGP bus, and the Accelerated Hub Architecture interface. The ICH4 is a centralized controller for the Desktop Board D845EBT's I/O paths. The FWH provides the nonvolatile storage of the BIOS. The component combination provides the chipset interfaces as shown in Figure 3.




Figure 3. Intel 845E Chipset Block Diagram

For information about	Refer to
The Intel 845E chipset	http://developer.intel.com
Resources used by the chipset	Chapter 2

1.7.1 AGP

AGP is a high-performance interface for graphics-intensive applications, such as 3D applications. While based on the *PCI Local Bus Specification*, Rev. 2.2, AGP is independent of the PCI bus and is intended for exclusive use with graphical display devices. AGP overcomes certain limitations of the PCI bus related to handling large amounts of graphics data with the following features:

- Pipelined memory read and write operations that hide memory access latency
- Demultiplexing of address and data on the bus for nearly 100 percent efficiency

◯ NOTES

- The AGP connector is keyed for 1.5 V Switching Voltage Level (SVL) AGP cards only; the connector is not mechanically compatible with legacy 3.3 V AGP cards. Do not attempt to install a legacy 3.3 V AGP card.
- Install memory in the DIMM sockets prior to installing the AGP video card to avoid interference with the memory retention mechanism.

For information about	Refer to
The location of the AGP connector	Figure 1, page 14
The signal names of the AGP connector	Table 36, page 65
Obtaining the Accelerated Graphics Port Interface Specification	Section 1.4, page 17

1.7.2 USB

The Desktop Board D845EBT supports up to six USB 2.0 ports, fully supports UHCI and EHCI, and uses UHCI- and EHCI-compatible drivers. For more than six USB devices, an external hub can be connected to any of the ports.

The ICH4 provides the USB controller for all ports, as shown in Figure 4. The port arrangement is as follows:

- Two ports are implemented with stacked back panel connectors, adjacent to the PS/2 connectors
- Two ports are implemented with stacked back panel connectors, adjacent to the audio connectors
- Two ports are routed to the front panel USB connector




Figure 4. USB Port Configuration

■ NOTES

- Computer systems that have an unshielded cable attached to a USB port may not meet FCC Class B requirements, even if no device is attached to the cable. Use shielded cable that meets the requirements for full-speed devices.
- USB 2.0 support has been tested with Windows 2000 and Windows XP drivers and is not currently supported by any other operating system.

For information about	Refer to
The location of the USB connectors on the back panel	Figure 10, page 54
The signal names of the back panel USB connectors	Table 18, page 55
The location of the front panel USB connector	Figure 13, page 69
The signal names of the front panel USB connector	Table 44, page 70
The front panel, EHCI, UHCI, and USB specifications	Section 1.4, page 17

1.7.3 IDE Support

1.7.3.1 IDE Interfaces

The ICH4's IDE controller has two independent bus-mastering IDE interfaces that can be independently enabled. The IDE interfaces support the following modes:

- Programmed I/O (PIO): processor controls data transfer.
- 8237-style DMA: DMA offloads the processor, supporting transfer rates of up to 16 MB/sec.
- Ultra DMA: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 33 MB/sec.
- ATA-66: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 66 MB/sec. ATA-66 protocol is similar to Ultra DMA and is device driver compatible.
- ATA-100: DMA protocol on IDE bus allows host and target throttling. The ICH4's ATA-100 logic can achieve read transfer rates up to 100 MB/sec and write transfer rates up to 88 MB/sec.

NOTE

ATA-66 and ATA-100 are faster timings and require a specialized cable to reduce reflections, noise, and inductive coupling.

The IDE interfaces also support ATAPI devices (such as CD-ROM drives) and ATA devices using the transfer modes listed in Section 4.4.4.1 on page 104.

The BIOS supports Logical Block Addressing (LBA) and Extended Cylinder Head Sector (ECHS) translation modes. The drive reports the transfer rate and translation mode to the BIOS.

The Desktop Board D845EBT supports Laser Servo (LS-120) diskette technology through the IDE interfaces. The BIOS supports booting from an LS-120 drive.

◯ NOTE

The BIOS will always recognize an LS-120 drive as an ATAPI floppy drive. To ensure correct operation, do not configure the drive as a hard disk drive.

For information about	Refer to
The location of the IDE connectors	Figure 12, page 62
The signal names of the IDE connectors	Table 39, page 67
IDE RAID support	Section 1.8, page 27

1.7.3.2 SCSI Hard Drive Activity LED Connector

The SCSI hard drive activity LED connector is a 1 x 2-pin connector that allows an add-in SCSI controller to use the same LED as the onboard IDE controller. For proper operation, this connector should be wired to the LED output of the add-in SCSI controller. The LED indicates when data is being read from, or written to, both the add-in SCSI controller and the IDE controller.

For information about	Refer to
The location of the SCSI hard drive activity LED connector	Figure 12, page 62
The signal names of the SCSI hard drive activity LED connector	Table 40, page 67

1.7.4 Real-Time Clock, CMOS SRAM, and Battery

A coin-cell battery (CR2032) powers the real-time clock and CMOS memory. When the computer is not plugged into a wall socket, the battery has an estimated life of three years. When the computer is plugged in, the standby current from the power supply extends the life of the battery. The clock is accurate to \pm 13 minutes/year at 25 °C with 3.3 VSB applied.

■ NOTE

If the battery and AC power fail, custom defaults, if previously saved, will be loaded into CMOS RAM at power-on.

1.7.5 4 Mbit Firmware Hub (FWH)

The FWH provides the following:

- System BIOS program
- Logic that enables protection for storing and updating of platform information

1.8 IDE RAID Controller

The Promise Technology PDC20267 is a PCI bus-mastering ATA controller of a redundant array of independent disks (RAID). The controller supports:

- Up to four UDMA 100/66/33 drives or EIDE drives
- RAID 0 (striping)
- RAID 1 (mirroring)
- RAID 0+1 (striping, then mirroring)
- 100 MB/sec data transfer with CRC error checking
- A bootable array
- Hot swapping of failed mirrored drives

For information about	Refer to
The location of the IDE RAID connectors	Figure 12, page 62
The signal names of the IDE RAID connectors	Table 41, page 68
BIOS Setup program's Boot menu	Table 79, page 113

1.9 I/O Controller

The SMSC LPC47M102 I/O controller provides the following features:

- Two serial ports
- One parallel port with Extended Capabilities Port (ECP) and Enhanced Parallel Port (EPP) support
- Serial IRQ interface compatible with serialized IRQ support for PCI systems
- PS/2-style mouse and keyboard interfaces
- Interface for one 1.44 MB or 2.88 MB diskette drive
- Intelligent power management, including a programmable wake-up event interface
- PCI power management support

The BIOS Setup program provides configuration options for the I/O controller.

For information about	Refer to
SMSC LPC47M102 I/O controller	http://www.smsc.com

1.9.1 Serial Ports

The Desktop Board D845EBT has two serial port connectors. Serial port A is located on the back panel. Serial port B is accessible using a connector located near the main power connector. The serial ports support data transfers at speeds up to 115.2 kbits/sec with BIOS support.

For information about	Refer to
The location of the serial port A connector	Figure 10, page 54
The signal names of the serial port A connector	Table 19, page 55
The location of the serial port B connector	Figure 13, page 69
The signal names of the serial port B connector	Table 43, page 70

1.9.2 Parallel Port

The 25-pin D-Sub parallel port connector is located on the back panel. Use the BIOS Setup program to set the parallel port mode.

For information about	Refer to
The location of the parallel port connector	Figure 10, page 54
The signal names of the parallel port connector	
	Table 20, page 56
Setting the parallel port's mode	Table 68, page 101

1.9.3 Diskette Drive Controller

The I/O controller supports one diskette drive. Use the BIOS Setup program to configure the diskette drive interface.

For information about	Refer to
The location of the diskette drive connector	Figure 12, page 62
The signal names of the diskette drive connector	Table 38, page 66
The supported diskette drive capacities and sizes	Table 71, page 106

1.9.4 Keyboard and Mouse Interface

The PS/2 keyboard and mouse connectors are located on the back panel.

■ NOTE

The keyboard is supported in the bottom PS/2 connector and the mouse is supported in the top PS/2 connector. Power to the computer should be turned off before a keyboard or mouse is connected or disconnected.

For information about	Refer to
The location of the keyboard and mouse connectors	Figure 10, page 54
The signal names of the keyboard and mouse connectors	Table 16, page 55

1.10 IEEE 1394a-2000 Controller

The Agere Systems FW323 PCI bus-based controller provides IEEE 1394a-2000 OHCI link and PHY core functionality. The controller supports:

- IEEE 1394a-2000-compliant or IEEE 1394-1995-compliant peripheral devices
- Isochronous and asynchronous data transfer
- Data transfer up to 400 Mbits/sec
- Peripheral hot swapping
- Plug and play

The Desktop Board D845EBT has one back panel and two front panel IEEE 1394a-2000 connectors.

■ NOTE

IEEE 1394a-2000 support has been tested with Windows 2000 and Windows XP drivers and is not currently supported by any other operating system.

For information about	Refer to
The location of the back panel IEEE 1394a-2000 connector	Figure 10, page 54
The signal names of the back panel IEEE 1394a-2000 connector	Table 17, page 55
The location of the front panel IEEE 1394a-2000 connectors	Figure 13, page 69
The signal names of the front panel IEEE 1394a-2000 connectors	Table 45, page 71
Obtaining IEEE standards:	Table 3, page 17
• 1394-1995, IEEE Standard for a High Performance Serial Bus	
• 1394a-2000, IEEE Standard for a High Performance Serial Bus – Amendment 1	

1.11 Audio Subsystem

The Desktop Board D845EBT includes one of the following:

- 6-channel audio subsystem based on the Analog Devices AD1980 codec (described on page 30)
- 2-channel audio subsystem based on the Analog Devices AD1981A codec (described on page 31)

Both audio subsystems feature:

- Split digital/analog architecture for improved S/N (signal-to-noise) ratio: > 90 dB
- Power management support for ACPI 2.0 (driver dependent)

1.11.1 6-Channel Audio Subsystem (Optional)

The audio subsystem includes the following:

- Intel 82801DB I/O Controller Hub (ICH4)
- Analog Devices AD1980 audio codec
- Microphone input that supports either of the following:
 - A single dynamic, condenser, or electret microphone
 - Dual microphones for use with voice recognition software

The subsystem includes the following connectors:

- Front panel analog audio connector that can be used as a connector for routing the following signals to the front panel or used as a jumper block for routing the signals to the back panel (see page 73 for more information). The connector/jumper block includes pins for:
 - Front left/right out
 - Mic in
- Back panel analog audio connectors:
 - Front left/right out
 - Center/Low Frequency Effects (LFE) out
 - Rear left/right out
 - Line in
 - Mic in
- Back panel digital line out (S/PDIF) connector
- ATAPI-style CD-ROM connector

Figure 6 is a block diagram of the 6-channel audio subsystem.




Figure 5. 6-Channel Audio Subsystem Block Diagram

For information about	Refer to
The front panel audio connector	Section 2.8.3, page 69
The back panel audio connectors	Section 2.8.1, page 54

1.11.2 2-Channel Audio Subsystem (Optional)

The audio subsystem includes the following:

- Intel 82801DB I/O Controller Hub (ICH4)
- Analog Devices AD1981A audio codec
- Microphone input that supports a single dynamic, condenser, or electret microphone

The subsystem has the following connectors:

- Front panel audio connector, including pins for:
 - Line out
 - Mic in
- Back panel audio connectors:
 - Line out
 - Line in
 - Mic in
- ATAPI-style CD-ROM connector

Figure 6 is a block diagram of the 2-channel audio subsystem.




Figure 6. 2-Channel Audio Subsystem Block Diagram

For information about	Refer to
Upgrading the onboard audio subsystem using a CNR audio card	Section 1.13, page 35
The front panel audio connector	Section 2.8.3, page 69
The back panel audio connectors	Section 2.8.1, page 54

1.11.3 Audio Connectors

1.11.3.1 Front Panel Audio Connector

A 2 x 5-pin connector provides mic in and line out signals for front panel audio connectors.

For information about	Refer to
The location of the connector	Section 2.8.3, page 69
The signal names of the front panel audio connector	Table 42, page 70
Obtaining the Front Panel I/O Connectivity Design Guide	Section 1.4, page 17

◯ NOTE

The front panel audio connector is alternately used as a jumper block for routing audio signals. Refer to Section 2.9.1 on page 73 for more information.

1.11.3.2 ATAPI-Style CD-ROM Connector

A 1 x 4-pin connector connects an internal ATAPI CD-ROM drive to the audio mixer.

For information about	Refer to
The location of the ATAPI-style CD-ROM connector	Figure 12, page 62
The signal names of the ATAPI-style CD-ROM connector	Table 37, page 66

1.11.4 Audio Subsystem Software

Audio software and drivers are available from Intel's World Wide Web site.

For information about	Refer to
Obtaining audio software and drivers	Section 1.2, page 16

1.12 LAN Subsystem

The network interface controller subsystem consists of the ICH4 with integrated LAN Media Access Controller (MAC) and a physical layer interface device. Features of the LAN subsystem include:

- PCI bus master interface
- CSMA/CD protocol engine
- Serial CSMA/CD unit interface that supports the 82562ET (10/100 Mbits/sec Ethernet)
- PCI power management
 - Supports ACPI technology
 - Supports LAN wake capabilities

1.12.1 Intel® 82562ET Platform LAN Connect Device

The Intel 82562ET component provides an interface to the back panel RJ-45 connector with integrated LEDs.

The Intel 82562ET provides the following functions:

- Basic 10/100 Ethernet LAN connectivity
- Supports RJ-45 connector with status indicator LEDs on the back panel
- Full device driver compatibility
- ACPI support
- Programmable transit threshold
- Configuration EEPROM that contains the MAC address

1.12.2 RJ-45 LAN Connector with Integrated LEDs

Two LEDs are built into the RJ-45 LAN connector. Table 5 describes the LED states when the Desktop Board D845EBT is powered up and the LAN subsystem is operating.

Table 5. LAN Connector LED States

LED Color	LED State	Condition
Green	Off	10 Mbits/sec data rate is selected.
	On	100 Mbits/sec data rate is selected.
Yellow	Off	LAN link is not established.
	On (steady state)	LAN link is established.
	On (brighter and pulsing)	The computer is communicating with another computer on the LAN.

1.12.3 LAN Subsystem Software

LAN software and drivers are available from Intel's World Wide Web site.

For information about	Refer to
Obtaining LAN software and drivers	Section 1.2, page 16

1.13 CNR (Optional)

The Communication and Networking Riser (CNR) supports:

- AC '97 interface: Supports audio and/or modem functions on the CNR card.
- SMBus interface: Provides Plug-and-Play functionality for the CNR card.

The CNR connector includes power signals required for power management and for CNR card operation.

■ NOTE

The Desktop Board D845EBT does not support USB and LAN functionality on CNR cards.

Figure 7 shows the signal interface between the ICH4 and the CNR.




Figure 7. ICH4 and CNR Signal Interface

For information about	Refer to
CNR specification	Section 1.4, page 17

The onboard two-channel audio subsystem can be upgraded to four- or six-channel audio using a CNR audio upgrade card in a slave configuration. CNR audio upgrade cards are available in multiple configurations from several different vendors supporting analog or S/PDIF digital connections.

■ NOTES

- For an audio multi-channel upgrade, you must install a audio CNR card that is compatible with the onboard codec.
- If you install an audio CNR card that does not provide a multi-channel upgrade, the integrated audio codec on the Desktop Board D845EBT will be disabled.
- Check with your CNR vendor to ensure that the CNR card has been tested with ICH4-based systems.

For information about	Refer to
CNR audio upgrade cards	http://developer.intel.com/technology/cnr/

1.14 Hardware Management Subsystem

The hardware management features enable the Desktop Board D845EBT to be compatible with the Wired for Management (WfM) specification. The Desktop Board D845EBT has the following hardware management features:

- Fan monitoring and control (through the I/O controller or the hardware monitoring and fan control ASIC)
- Thermal and voltage monitoring
- Chassis intrusion detection

For information about	Refer to
The WfM specification	Section 1.4, page 17

1.14.1.1 Hardware Monitoring and Fan Control ASIC

The features of the hardware monitoring and fan control ASIC (Analog Devices ADM1027, National Semiconductor LM85CIMQ, Standard Microsystems SMSC EMC6D101, or equivalent) include:

- Internal ambient temperature sensor
- Two remote thermal diode sensors for direct monitoring of processor temperature and ambient temperature sensing
- Power supply monitoring of five voltages (+5 V, +12 V, +3.3 V Standby, +1.5 V, and +VCCP) to detect levels above or below acceptable values
- Thermally monitored closed-loop fan control, for all three fans, that can adjust the fan speed or switch the fans on or off as needed
- SMBus interface

For information about	Refer to
The location of the fan connectors and sensors for thermal monitoring	Figure 8, page 37
The Analog Devices ADM1027	http://www.analogdevices.com
The National Semiconductor LM85CIMQ	http://www.national.com/
The Standard Microsystems SMSC EMC6D101	http://www.smsc.com

1.14.1.2 Thermal Monitoring

Figure 8 shows the location of the sensors and fan connectors.




Figure 8. Thermal Monitoring

1.14.2 Fan Monitoring

Fan monitoring can be implemented using Intel® Active Monitor, Intel® LANDesk® Client Manager, or third-party software.

For information about	Refer to
The functions of the fan connectors	Section 1.15.2.2, page 43

1.14.3 Chassis Intrusion and Detection

The Desktop Board supports a chassis security feature that detects if the chassis cover has been removed. For the chassis intrusion circuit to function, the chassis' power supply must be connected to AC power. The security feature uses a mechanical switch on the chassis that attaches to the chassis intrusion connector. The mechanical switch is open for normal computer operation.

◯ NOTE

Chassis intrusion detection may be implemented using Intel LANDesk Client Manager or third-party software.

1.15 Power Management

Power management is implemented at several levels, including:

- Software support through Advanced Configuration and Power Interface (ACPI)
- Hardware support:
 - Power connector
 - Fan connectors
 - LAN wake capabilities
 - Instantly Available PC technology
 - Resume on Ring
 - Wake from USB
 - Wake from PS/2 devices
 - Power Management Event (PME#) wake-up support

1.15.1 ACPI

ACPI gives the operating system direct control over the power management and Plug and Play functions of a computer. The use of ACPI with the Desktop Board D845EBT requires an operating system that provides full ACPI support. ACPI features include:

- Plug and Play (including bus and device enumeration)
- Power management control of individual devices, add-in boards (some add-in boards may require an ACPI-aware driver), video displays, and hard disk drives
- Methods for achieving less than 15-watt system operation in the power-on/standby sleeping state
- A Soft-off feature that enables the operating system to power-off the computer
- Support for multiple wake-up events (see Table 8 on page 41)
- Support for a front panel power and sleep mode switch

Table 6 lists the system states based on how long the power switch is pressed, depending on how ACPI is configured with an ACPI-aware operating system.

Table 6. Effects of Pressing the Power Switch

If the system is in this state	and the power switch is pressed for	the system enters this state
Off (ACPI G2/G5 – Soft off)	Less than four seconds	Power-on (ACPI G0 – working state)
On (ACPI G0 – working state)	Less than four seconds	Soft-off/Standby (ACPI G1 – sleeping state)
On (ACPI G0 – working state)	More than four seconds	Fail safe power-off (ACPI G2/G5 – Soft off)
Sleep (ACPI G1 – sleeping state)	Less than four seconds	Wake-up (ACPI G0 – working state)
Sleep (ACPI G1 – sleeping state)	More than four seconds	Power-off (ACPI G2/G5 – Soft off)

For information about	Refer to
The Desktop Board D845EBT's compliance level with ACPI	Section 1.4, page 17

1.15.1.1 System States and Power States

Under ACPI, the operating system directs all system and device power state transitions. The operating system puts devices in and out of low-power states based on user preferences and knowledge of how devices are being used by applications. Devices that are not being used can be turned off. The operating system uses information from applications and user settings to put the system as a whole into a low-power state.

Table 7 lists the power states supported by the Desktop Board D845EBT along with the associated system power targets. See the ACPI specification for a complete description of the various system and power states.

Table 7. Power States and Targeted System Power

Global States	Sleeping States	Processor States	Device States	Targeted System Power (Note 1)
G0 – working state	S0 – working	C0 – working	D0 – working state.	Full power > 30 W
G1 – sleeping state	S1 – Processor stopped	C1 – stop grant	D1, D2, D3 – device specification specific.	5 W < power < 52.5 W
G1 – sleeping state	S3 – Suspend to RAM. Context saved to RAM.	No power	D3 – no power except for wake-up logic.	Power < 5 W (Note 2)
G1 – sleeping state	S4 – Suspend to disk. Context saved to disk.	No power	D3 – no power except for wake-up logic.	Power < 5 W (Note 2)
G2/S5	S5 – Soft off. Context not saved. Cold boot is required.	No power D3 – no power except for wake-up logic.		Power < 5 W (Note 2)
G3 – mechanical off AC power is disconnected from the computer.	No power to the system.	No power	D3 – no power for wake-up logic, except when provided by battery or external source.	No power to the system. Service can be performed safely.

Notes:

- Total system power is dependent on the system configuration, including add-in boards and peripherals powered by the system chassis' power supply.
- 2. Dependent on the standby power consumption of wake-up devices used in the system.

1.15.1.2 Wake-up Devices and Events

Table 8 lists the devices or specific events that can wake the computer from specific states.

Table 8. Wake-up Devices and Events

These devices/events can wake up the computer	from this state
CNR	S1, S3, S4, S5
LAN	S1, S3, S4, S5 (Note)
Modem (back panel Serial Port A)	S1, S3
PME#	S1, S3, S4, S5 (Note)
Power switch	S1, S3, S4, S5
PS/2 devices	S1, S3
RTC alarm	S1, S3, S4, S5
USB	S1, S3

Note: For LAN and PME#, S5 is disabled by default in the BIOS Setup program. Setting this option to Power On will enable a wake-up event from LAN in the S5 state.

■ NOTE

The use of these wake-up events from an ACPI state requires an operating system that provides full ACPI support. In addition, software, drivers, and peripherals must fully support ACPI wake events.

1.15.2 Hardware Support



! CAUTION

Ensure that the power supply provides adequate +5 V standby current if LAN wake capabilities and Instantly Available PC technology features are used. Failure to do so can damage the power supply. The total amount of standby current required depends on the wake devices supported and manufacturing options. Refer to Section 2.11.3 on page 79 for additional information.

The Desktop Board D845EBT provides power management hardware features, including:

- Power connector
- Fan connectors
- LAN wake capabilities
- Instantly Available PC technology
- Resume on Ring
- Wake from USB
- Wake from PS/2 keyboard
- PME# wake-up support

LAN wake capabilities and Instantly Available PC technology require power from the +5 V standby line. The sections discussing these features describe the incremental standby power requirements for each.

Resume on Ring enables telephony devices to access the computer when it is in a power-managed state. The method used depends on the type of telephony device (external or internal).

■ NOTE

The use of Resume on Ring and Wake from USB technologies from an ACPI state requires an operating system that provides full ACPI support.

1.15.2.1 **Power Connector**

ATX12V-compliant power supplies can turn off the system power through system control. When an ACPI-enabled system receives the correct command, the power supply removes all non-standby voltages.

When resuming from an AC power failure, the computer returns to the power state it was in before power was interrupted (on or off). The computer's response can be set using the Last Power State feature in the BIOS Setup program's Boot menu.

For information about	Refer to
The power connector locations	Figure 11, page 59
The power connector signal names	Table 28 and Table 31, page 60
The BIOS Setup program's Boot menu	Table 79, page 113
The ATX specification	Section 1.4, page 17

1.15.2.2 Fan Connectors

Table 9 summarizes the fan connector function/operation.



⚠ CAUTION

The processor fan must be connected to the processor fan connector, not to a chassis fan connector. Connecting the processor fan to a chassis fan connector may result in onboard component damage that will halt fan operation.

Fan Connector Function/Operation Table 9.

Connector	Description
Processor fan	+12 V DC connection for a processor fan or active fan heatsink.
	• Fan is on in the S0 or S1 state. Fan is off when the system is off or in the S3, S4, or S5 state.
	Wired to a fan tachometer input of the hardware monitoring and fan control ASIC.
	Closed-loop fan control that can adjust the fan speed or switch the fans on or off as needed.
Front chassis fan	+12 V DC connection for a system or chassis fan.
	• Fan is on in the S0 or S1 state. Fan is off when the system is off or in the S3, S4, or S5 state.
	Wired to a fan tachometer input of the hardware monitoring and fan control ASIC.
	Closed-loop fan control that can adjust the fan speed or switch the fans on or off as needed.
Rear chassis fan	+12 V DC connection for a system or chassis fan.
	• Fan is on in the S0 or S1 state. Fan is off when the system is off or in the S3, S4, or S5 state.
	Wired to a fan tachometer input of the hardware monitoring and fan control ASIC.
	Closed-loop fan control that can adjust the fan speed or switch the fans on or off as needed.

For information about	Refer to
The location of the fan connectors	Figure 11, page 59
The signal names of the fan connectors	Pages 60 and 61
The location of the fan connectors and sensors for thermal monitoring	Figure 8, page 37

1.15.2.3 LAN Wake Capabilities



! CAUTION

For LAN wake capabilities, the +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to provide adequate standby current when implementing LAN wake capabilities can damage the power supply. Refer to Section 2.11.3 on page 79 for additional information.

LAN wake capabilities enable remote wake-up of the computer through a network. The LAN subsystem PCI bus network adapter monitors network traffic at the Media Independent Interface. Upon detecting a Magic Packet[†] frame, the LAN subsystem asserts a wake-up signal that powers up the computer. Depending on the LAN implementation, the Desktop Board D845EBT supports LAN wake capabilities with ACPI in the following ways:

- PCI bus PME# signal for PCI 2.2 compliant LAN designs
- Onboard LAN subsystem

1.15.2.4 Instantly Available PC Technology



/ CAUTION

For Instantly Available PC technology, the +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to provide adequate standby current when implementing Instantly Available PC technology can damage the power supply. Refer to Section 2.11.3 on page 79 for additional information.

Instantly Available PC technology enables the Desktop Board D845EBT to enter the ACPI S3 (Suspend-to-RAM) sleep-state. While in the S3 sleep-state, the computer will appear to be off (the power supply is off, and the front panel LED is amber if dual colored, or off if single colored.) When signaled by a wake-up device or event, the system quickly returns to its last known wake state. Table 8 on page 41 lists the devices and events that can wake the computer from the S3 state.

The Desktop Board D845EBT supports the PCI Bus Power Management Interface Specification. For information on the version of this specification, see Section 1.4. Add-in boards that also support this specification can participate in power management and can be used to wake the computer.

The use of Instantly Available PC technology requires operating system support and PCI 2.2 compliant add-in cards and drivers.

1.15.2.5 +5 V Standby Power Indicator LED

The standby power indicator LED shows that power is still present even when the computer appears to be off. Figure 9 shows the location of the standby power indicator LED.



CAUTION

If AC power has been switched off and the standby power indicator is still lit, disconnect the power cord before installing or removing any devices connected to the Desktop Board D845EBT. Failure to do so could damage the Desktop Board D845EBT and any attached devices.




Figure 9. Location of the Standby Power Indicator LED

1.15.2.6 Resume on Ring

The operation of Resume on Ring can be summarized as follows:

- Resumes operation from ACPI S1 or S3 states
- Detects incoming call similarly for external and internal modems
- Requires modem interrupt be unmasked for correct operation

1.15.2.7 Wake from USB

USB bus activity wakes the computer from an ACPI S1 or S3 state.

■ NOTE

Wake from USB requires the use of a USB peripheral that supports Wake from USB.

1.15.2.8 Wake from PS/2 Devices

PS/2 device activity wakes the computer from an ACPI S1 or S3 state.

1.15.2.9 PME# Wake-up Support

When the PME# signal on the PCI bus is asserted, the computer wakes from an ACPI S1, S3, S4, or S5 state (with Wake on PME enabled in BIOS).

2 Technical Reference

What This Chapter Contains

2.1	Introduction	47
2.2	Memory Map	47
	Fixed I/O Map	
2.4	DMA Channels	
2.5	PCI Configuration Space Map	49
2.6	Interrupts	
2.7	PCI Interrupt Routing Map	
2.8	Connectors	53
	Jumper Blocks	
2.10	Mechanical Considerations	75
2.11	Electrical Considerations	78
	Thermal Considerations	
2.13	Reliability	83
	Environmental	
2.15	Regulatory Compliance	85

2.1 Introduction

Sections 2.2 - 2.6 contain several standalone tables. Table 10 describes the system memory map, Table 11 shows the fixed I/O map, Table 12 lists the DMA channels, Table 13 defines the PCI configuration space map, and Table 14 describes the interrupts. The remaining sections in this chapter are introduced by text found with their respective section headings.

2.2 Memory Map

Table 10. System Memory Map

Address Range (decimal)	Address Range (hex)	Size	Description
1024 K - 2097152 K	100000 - 7FFFFFF	2047 MB	Extended memory
960 K - 1024 K	F0000 - FFFFF	64 KB	Runtime BIOS
896 K - 960 K	E0000 - EFFFF	64 KB	Reserved
800 K - 896 K	C8000 - DFFFF	96 KB	Available high DOS memory (open to the PCI bus)
640 K - 800 K	A0000 - C7FFF	160 KB	Video memory and BIOS
639 K - 640 K	9FC00 - 9FFFF	1 KB	Extended BIOS data (movable by memory manager software)
512 K - 639 K	80000 - 9FBFF	127 KB	Extended conventional memory
0 K - 512 K	00000 - 7FFFF	512 KB	Conventional memory

2.3 Fixed I/O Map

Table 11. I/O Map

Address (hex)	Size	Description
0000 - 00FF	256 bytes	Used by the Desktop Board D845EBT. Refer to the ICH4 data sheet for dynamic addressing information.
0170 - 0177	8 bytes	Secondary IDE channel
01F0 - 01F7	8 bytes	Primary IDE channel
0228 - 022F (Note 1)	8 bytes	LPT3
0278 - 027F (Note 1)	8 bytes	LPT2
02E8 - 02EF (Note 1)	8 bytes	COM4/video (8514A)
02F8 - 02FF (Note 1)	8 bytes	COM2
0376	1 byte	Secondary IDE channel command port
0377, bits 6:0	7 bits	Secondary IDE channel status port
0378 - 037F	8 bytes	LPT1
03B0 - 03BB	12 bytes	Intel 82845E MCH
03C0 - 03DF	32 bytes	Intel 82845E MCH
03E8 - 03EF	8 bytes	COM3
03F0 - 03F5	6 bytes	Diskette channel 1
03F6	1 byte	Primary IDE channel command port
03F8 - 03FF	8 bytes	COM1
04D0 - 04D1	2 bytes	Edge/level triggered PIC
LPTn + 400	8 bytes	ECP port, LPTn base address + 400h
0CF8 - 0CFB (Note 2)	4 bytes	PCI configuration address register
0CF9 (Note 3)	1 byte	Turbo and reset control register
0CFC - 0CFF	4 bytes	PCI configuration data register
FFA0 - FFA7	8 bytes	Primary bus master IDE registers
FFA8 - FFAF	8 bytes	Secondary bus master IDE registers

Notes:

- 1. Default, but can be changed to another address range
- 2. Dword access only
- 3. Byte access only

For information about	Refer to
ICH4 addressing	Section 1.2, page 16

2.4 DMA Channels

Table 12. DMA Channels

DMA Channel Number	Data Width	System Resource
0	8 or 16 bits	Open
1	8 or 16 bits	Parallel port
2	8 or 16 bits	Diskette drive
3	8 or 16 bits	Parallel port (for ECP or EPP)
4	8 or 16 bits	DMA controller
5	16 bits	Open
6	16 bits	Open
7	16 bits	Open

2.5 PCI Configuration Space Map

Table 13. PCI Configuration Space Map

Bus Number (hex)	Device Number (hex)	Function Number (hex)	Description
00	00	00	Memory controller of Intel 82845E component
00	01	00	Host to AGP bridge (virtual P2P)
00	1E	00	Hub link to PCI bridge
00	1F	00	Intel 82801DB ICH4 PCI to LPC bridge
00	1F	01	IDE controller
00	1F	03	SMBus controller
00	1F	05	AC '97 audio controller
00	1F	06	AC '97 modem controller (optional)
00	1D	00	USB UHCl controller 1
00	1D	01	USB UHCl controller 2
00	1D	02	USB UHCI controller 3
00	1D	07	EHCl controller
01	00	00	AGP add-in card
02	08	00	LAN controller
02	00	00	PCI bus connector 1
02	01	00	PCI bus connector 2
02	02	00	PCI bus connector 3
02	03	00	PCI bus connector 4
02	04	00	PCI bus connector 5
02	06	00	IDE RAID controller
02	07	00	IEEE 1394a-2000 controller

2.6 Interrupts

The interrupts can be routed through either the Programmable Interrupt Controller (PIC) or the Advanced Programmable Interrupt Controller (APIC) portion of the ICH4 component. The PIC is supported in Windows 98 SE and Windows ME, and uses the first 16 interrupts. The APIC is supported in Windows 2000 and Windows XP, and supports a total of 24 interrupts.

Table 14. Interrupts

IRQ	System Resource
NMI	I/O channel check
0	Reserved, interval timer
1	Reserved, keyboard buffer full
2	Reserved, cascade interrupt from slave PIC
3	COM2 (Note 1)
4	COM1 (Note 1)
5	LPT2 (Plug and Play option)/User available
6	Diskette drive
7	LPT1 (Note 1)
8	Real-time clock
9	Reserved for ICH4 system management bus
10	User available
11	User available
12	Onboard mouse port (if present, else user available)
13	Reserved, math coprocessor
14	Primary IDE (if present, else user available)
15	Secondary IDE (if present, else user available)
16 ^(Note 2)	USB UHCl controller 1 (through PIRQA)
17 (Note 2)	AC '97 audio/modem/User available (through PIRQB)
18 ^(Note 2)	ICH4 USB controller 3 (through PIRQC)
19 ^(Note 2)	ICH4 USB controller 2 (through PIRQD)
20 (Note 2)	ICH4 LAN (through PIRQE)
21 ^(Note 2)	User available (through PIRQF)
22 (Note 2)	User available (through PIRQG)
23 (Note 2)	ICH4 USB 2.0 EHCl controller/User available (through PIRQH)

Notes:

- 1. Default, but can be changed to another IRQ.
- 2. Available in APIC mode only.

2.7 PCI Interrupt Routing Map

This section describes interrupt sharing and how the interrupt signals are connected between the PCI bus connectors and onboard PCI devices. The PCI specification specifies how interrupts can be shared between devices attached to the PCI bus. In most cases, the small amount of latency added by interrupt sharing does not affect the operation or throughput of the devices. In some special cases where maximum performance is needed from a device, a PCI device should not share an interrupt with other PCI devices. Use the following information to avoid sharing an interrupt with a PCI add-in card.

PCI devices are categorized as follows to specify their interrupt grouping:

- INTA: By default, all add-in cards that require only one interrupt are in this category. For almost all cards that require more than one interrupt, the first interrupt on the card is also classified as INTA.
- INTB: Generally, the second interrupt on add-in cards that require two or more interrupts is classified as INTB. (This is not an absolute requirement.)
- INTC and INTD: Generally, a third interrupt on add-in cards is classified as INTC and a fourth interrupt is classified as INTD.

The ICH4 has eight programmable interrupt request (PIRQ) input signals. All PCI interrupt sources either onboard or from a PCI add-in card connect to one of these PIRQ signals. Some PCI interrupt sources are electrically tied together on the Desktop Board D845EBT and therefore share the same interrupt. Table 15 shows an example of how the PIRQ signals are routed.

For example, using Table 15 as a reference, assume an add-in card using INTA is plugged into PCI bus connector 3. In PCI bus connector 3, INTA is connected to PIRQC, which is already connected to the ICH4 USB. The add-in card in PCI bus connector 3 now shares an interrupt with the onboard interrupt source.

Table 15. PCI Interrupt Routing Map

	ICH4 PIRQ Signal Name							
PCI Interrupt Source	PIRQA	PIRQB	PIRQC	PIRQD	PIRQE	PIRQF	PIRQG	PIRQH
AGP connector	INTA	INTB						
ICH4 USB UHCl controller 1	INTA							
SMBus controller		INTB						
ICH4 USB UHCI controller 2				INTB				
AC '97 ICH4 Audio/Modem		INTB						
ICH4 LAN					INTA			
ICH4 USB UHCI controller 3			INTC					
ICH4 USB 2.0 EHCI controller								INTD
PCI bus connector 1					INTD	INTA	INTB	INTC
PCI bus connector 2					INTC	INTB	INTA	INTD
PCI bus connector 3	INTD	INTC	INTA	INTB				
PCI bus connector 4			INTB	INTA		INTC	INTD	
PCI bus connector 5	INTC	INTA			INTD			INTB
IDE RAID controller						INTA		
IEEE 1394a-2000 controller		INTA						

■ NOTE

In PIC mode, the ICH4 can connect each PIRQ line internally to one of the IRQ signals (3, 4, 5, 6, 7, 9, 10, 11, 12, 14, and 15). Typically, a device that does not share a PIRQ line will have a unique interrupt. However, in certain interrupt-constrained situations, it is possible for two or more of the PIRQ lines to be connected to the same IRQ signal. Refer to Table 14 for the allocation of PIRQ lines to IRQ signals in APIC mode.

2.8 Connectors



! CAUTION

On the Desktop Board D845EBT, only the following connectors have overcurrent protection:

- Back panel USB, IEEE 1394a-2000, and PS/2
- Front panel USB and IEEE 1394a-2000


The other internal connectors of the Desktop Board D845EBT are not overcurrent protected and should connect only to devices inside the computer's chassis, such as fans and internal peripherals. Do not use these connectors to power devices external to the computer's chassis. A fault in the load presented by the external devices could cause damage to the computer, the interconnecting cable, and the external devices themselves.

The connectors are described on the following pages and are divided into these groups:

- Back panel I/O connectors (see page 54)
 - PS/2 keyboard and mouse
 - IEEE 1394a-2000
 - USB
 - Parallel port
 - Serial port A
 - S/PDIF (optional)
 - Audio
 - LAN
- Internal I/O connectors (see page 58)
 - ATAPI-style CD-ROM
 - Fans
 - Power
 - Add-in boards (PCI and AGP)
 - IDE
 - Diskette drive
 - SCSI LED
 - IDE RAID
 - CNR (optional)
- External I/O connectors (see page 69)
 - Front panel audio
 - Front panel IEEE 1394a-2000
 - Front panel USB
 - Serial port B
 - Front panel (power/sleep/message-waiting LED, power switch, hard drive activity LED, and reset switch)
 - Auxiliary front panel power/sleep/message-waiting LED

2.8.1 Back Panel Connectors

Figure 10 shows the location of the back panel connectors. The back panel connectors are color-coded in compliance with PC 99 recommendations. The figure legend below lists the colors used.



			For more
Item	Description	Color	information see:
Α	PS/2 mouse port	Green	Table 16
В	PS/2 keyboard port	Purple	Table 16
С	IEEE 1394a-2000 port	Black	Table 17
D	USB ports	Black	Table 18
E	Serial port A	Teal	Table 19
F	Parallel port	Burgundy	Table 20
G	S/PDIF (optional)	Orange	Table 21
Н	Audio rear left/right out (for 6-channel audio only)	Black	Table 22
I	Audio center/LFE out (for 6-channel audio only)	Black	Table 23
J	Audio line in	Light blue	Table 24
K	Audio line out (for 2-channel audio); Front left/right out (for 6-channel audio)	Lime green	Table 25
L	Mic in	Pink	Table 26
M	LAN	Black	Table 27
N	USB ports	Black	Table 18

Figure 10. Back Panel Connectors

◯ NOTE

The back panel audio line out connector is designed for headphones or amplified speakers only. Poor audio quality occurs if passive (non-amplified) speakers are connected to this output.

Table 16. PS/2 Mouse/Keyboard Connector

Pin	Signal Name
1	Data
2	Not connected
3	Ground
4	+5 V (Fused)
5	Clock
6	Not connected

Table 17. IEEE 1394a-2000 Connector

Pin	Signal Name	
1	+12V (Fused)	
2	Ground	
3	TPB1-	
4	TPB1+	
5	TPA1-	
6	TPA1+	
7 - 14	Shield Ground	

Table 18. USB Connectors

Pin	Signal Name
1	+5 V (Fused)
2	USB#
3	USB
4	Ground

Table 19. Serial Port A Connector

Pin	Signal Name	
1	DCD (Data Carrier Detect)	
2	RXD# (Receive Data)	
3	TXD# (Transmit Data)	
4	DTR (Data Terminal Ready)	
5	Ground	
6	DSR (Data Set Ready)	
7	RTS (Request to Send)	
8	CTS (Clear to Send)	
9	RI (Ring Indicator)	

Table 20. Parallel Port Connector

Pin	Standard Signal Name	ECP Signal Name	EPP Signal Name
1	STROBE#	STROBE#	WRITE#
2	PD0	PD0	PD0
3	PD1	PD1	PD1
4	PD2	PD2	PD2
5	PD3	PD3	PD3
6	PD4	PD4	PD4
7	PD5	PD5	PD5
8	PD6	PD6	PD6
9	PD7	PD7	PD7
10	ACK#	ACK#	INTR
11	BUSY	BUSY#, PERIPHACK	WAIT#
12	PERROR	PE, ACKREVERSE#	PE
13	SELECT	SELECT	SELECT
14	AUDOFD#	AUDOFD#, HOSTACK	DATASTB#
15	FAULT#	FAULT#, PERIPHREQST#	FAULT#
16	INIT#	INIT#, REVERSERQST#	RESET#
17	SLCTIN#	SLCTIN#	ADDRSTB#
18 – 25	Ground	Ground	Ground

Table 21. S/PDIF Connector (Optional)

Pin	Signal Name
1	S/PDIF
2	Ground
3	Ground

Table 22. Audio Rear Out Connector (Optional)

Pin	Signal Name
Tip	Rear left out
Ring	Rear right out
Sleeve	Ground

Table 23. Audio Center/LFE Out Connector (Optional)

Pin	Signal Name
Tip	Center out
Ring	LFE out
Sleeve	Ground

Table 24. Audio Line In Connector

Pin	Signal Name
Tip	Audio left in
Ring	Audio right in
Sleeve	Ground

Table 25. Audio Line Out Connector (Front Out for 6-Channel Audio)

Pin	Signal Name
Tip	Audio left out
Ring	Audio right out
Sleeve	Ground

Table 26. Mic In Connector

Pin	Signal Name
Tip	Mono in
Ring	Mic bias voltage
Sleeve	Ground

Table 27. LAN Connector

Pin	Signal Name
1	TX+
2	TX-
3	RX+
4	Ground
5	Ground
6	RX-
7	Ground
8	Ground

2.8.2 Internal I/O Connectors

The internal I/O connectors are divided into the following functional groups:

- Power and hardware control (see page 59)
 - Fans (three)
 - ATX12V
 - Main power
 - Chassis intrusion
- Add-in boards and peripheral interfaces (see page 62)
 - PCI bus
 - AGP
 - IDE (two)
 - IDE RAID (two)
 - Diskette drive
 - SCSI LED
 - ATAPI-style CD-ROM
 - CNR (optional)

2.8.2.1 Expansion Slots

The Desktop Board D845EBT has the following expansion slots:


- AGP connector: The AGP connector is keyed for 1.5 V AGP cards only. Do not install a legacy 3.3 V AGP card. The AGP connector is not mechanically compatible with legacy 3.3 V AGP cards.
- Five PCI rev 2.2 compliant local bus slots: The SMBus is routed to PCI bus connector 1 only (ATX expansion slot 6). PCI add-in cards with SMBus support can access sensor data and other information residing on the Desktop Board D845EBT.
- CNR (optional).

■ NOTE

This document references back-panel slot numbering with respect to processor location on the Desktop Board D845EBT. The AGP slot is not numbered. PCI slots are identified as PCI slot #x, starting with the slot closest to the processor. The ATX specification identifies expansion slot locations with respect to the far edge of a full-sized ATX chassis. The ATX specification and the Desktop Board D845EBT's silkscreen are opposite and could cause confusion. The ATX numbering convention is made without respect to slot type (PCI vs. AGP), but refers to an actual slot location on a chassis. Figure 12 on page 62 illustrates the Desktop Board D845EBT's PCI slot numbering.

Power and Hardware Control Connectors

Figure 11 shows the location of the power and hardware control connectors.



Item	Description	For more information see:	
Α	+12 V power connector (ATX12V)	Table 28	
В	Rear chassis fan	Table 29	
С	Processor fan	Table 30	
D	Main power	Table 31	
Ε	Chassis intrusion	Table 32	
F	Front chassis fan	Table 33	

Figure 11. Power and Hardware Control Connectors



CAUTION

The processor fan must be connected to the processor fan connector, not to a chassis fan connector. Connecting the processor fan to a chassis fan connector may result in onboard component damage that will halt fan operation.



■ NOTE

Do not use a standard ATX power supply. The Desktop Board D845EBT will not boot with a standard ATX power supply. Use only ATX12V-compliant power supplies with the Desktop Board D845EBT. ATX12V power supplies have an additional power lead that provides required supplemental power for the Intel Pentium 4 processor. The Desktop Board D845EBT will not boot if the ATX12V power supply is not connected to both the 4-pin and 20-pin power connectors.

For information about	Refer to
The power connector	Section 1.15.2.1, page 42
The functions of the fan connectors	Section 1.15.2.2, page 43

Table 28. ATX12V Power Connector

Pin	Signal Name	Pin	Signal Name
1	Ground	2	Ground
3	+12 V	4	+12 V

■ NOTE

The Desktop Board D845EBT will not boot if the ATX12V power supply is not connected to both the ATX12V power and main power connectors.

Table 29. Rear Chassis Fan Connector

Pin	Signal Name	
1	Control	
2	VREG_12V_POWER	
3	REAR_FAN_TACH	

Table 30. Processor Fan Connector

Pin	Signal Name	
1	Control	
2	+12 V	
3	CPU_FAN_TACH	

Table 31. Main Power Connector

Pin	Signal Name	Pin	Signal Name
1	+3.3 V	11	+3.3 V
2	+3.3 V	12	-12 V
3	Ground	13	Ground
4	+5 V	14	PS-ON# (power supply remote on/off)
5	Ground	15	Ground
6	+5 V	16	Ground
7	Ground	17	Ground
8	PWRGD (Power Good)	18	Not connected
9	+5 V (Standby)	19	+5 V
10	+12 V	20	+5 V

Table 32. Chassis Intrusion Connector

Pin	Signal Name
1	Intruder
2	Ground


Table 33. Front Chassis Fan Connector

Pin	Signal Name		
1	Control		
2	+12 V		
3	FRONT_FAN_TACH		

2.8.2.3 Add-in Board and Peripheral Interface Connectors

Figure 12 shows the location of the add-in board and peripheral connectors for the Desktop Board D845EBT. Note the following considerations for the PCI bus connectors:

- All of the PCI bus connectors are bus master capable.
- PCI bus connector 1 has SMBus signals routed to it. This enables PCI bus add-in boards with SMBus support to access sensor data on the Desktop Board D845EBT. The specific SMBus signals are as follows:
 - The SMBus clock line is connected to pin A40
 - The SMBus data line is connected to pin A41



Item	Description	For more information see:	Item	Description	For more information see:
Α	CNR (optional)	Table 34	Н	AGP	Table 36
В	PCI bus connector 5	Table 35	1	Secondary IDE (white)	Table 39
С	ATAPI-style CD-ROM	Table 37	J	Primary IDE (black)	Table 39
D	PCI bus connector 4	Table 35	K	Diskette drive	Table 38
E	PCI bus connector 3	Table 35	L	SCSI LED	Table 40
F	PCI bus connector 2	Table 35	M	Secondary IDE RAID (blue)	Table 41
G	PCI bus connector 1	Table 35	N	Primary IDE RAID (blue)	Table 41

Figure 12. D845EBT Add-in Board and Peripheral Interface Connectors

Table 34. CNR Connector (Optional)

Pin	Signal Name	Pin	Signal Name
A1	Reserved	B1	Reserved
A2	Reserved	B2	Reserved
A3	Ground	В3	Reserved
A4	Reserved	B4	Ground
A5	Reserved	B5	Reserved
A6	Ground	B6	Reserved
A7	Not connected	B7	Ground
A8	Not connected	B8	Not connected
A9	Ground	B9	Not connected
A10	Not connected	B10	Ground
A11	Not connected	B11	Not connected
A12	Reserved	B12	Not connected
A13	Not connected	B13	Ground
A14	Ground	B14	Reserved
A15	Not connected	B15	+5 V (dual)
A16	+12 V	B16	Not connected
A17	Ground	B17	Ground
A18	+3.3 V (dual)	B18	-12 V
A19	+5 V	B19	+3.3 V
A20	Ground	B20	Ground
A21	Not connected	B21	Not connected
A22	Not connected	B22	Not connected
A23	SMB_A1	B23	Ground
A24	SMB_A2	B24	SMB_A0
A25	SMB_SDA	B25	SMB_SCL
A26	AC97_RESET	B26	CDC_DWN_ENAB
A27	AC97_SDATA_IN2	B27	Ground
A28	AC97_SDATA_IN1	B28	AC97_SYNC
A29	AC97_SDATA_IN0	B29	AC97_SDATA_OUT
A30	Ground	B30	AC97_BITCLK

For information about	Refer to
CNR	Section 1.13, page 34

Table 35. PCI Bus Connectors

Pin	Signal Name	Pin	Signal Name	Pin	Signal Name	Pin	Signal Name
A1	Ground (TRST#)*	B1	-12 V	A32	AD16	B32	AD17
A2	+12 V	B2	Ground (TCK)*	A33	+3.3 V	B33	C/BE2#
A3	+5 V (TMS)*	В3	Ground	A34	FRAME#	B34	Ground
A4	+5 V (TDI)*	B4	Not connected (TDO)*	A35	Ground	B35	IRDY#
A5	+5 V	B5	+5 V	A36	TRDY#	B36	+3.3 V
A6	INTA#	В6	+5 V	A37	Ground	B37	DEVSEL#
A7	INTC#	B7	INTB#	A38	STOP#	B38	Ground
A8	+5 V	B8	INTD#	A39	+3.3 V	B39	LOCK#
A9	Reserved	В9	Not connected (PRSNT1#)*	A40	Reserved **	B40	PERR#
A10	+5 V (I/O)	B10	Reserved	A41	Reserved ***	B41	+3.3 V
A11	Reserved	B11	Not connected (PRSNT2#)*	A42	Ground	B42	SERR#
A12	Ground	B12	Ground	A43	PAR	B43	+3.3 V
A13	Ground	B13	Ground	A44	AD15	B44	C/BE1#
A14	+3.3 V aux	B14	Reserved	A45	+3.3 V	B45	AD14
A15	RST#	B15	Ground	A46	AD13	B46	Ground
A16	+5 V (I/O)	B16	CLK	A47	AD11	B47	AD12
A17	GNT#	B17	Ground	A48	Ground	B48	AD10
A18	Ground	B18	REQ#	A49	AD09	B49	Ground
A19	PME#	B19	+5 V (I/O)	A50	Key	B50	Key
A20	AD30	B20	AD31	A51	Key	B51	Key
A21	+3.3 V	B21	AD29	A52	C/BE0#	B52	AD08
A22	AD28	B22	Ground	A53	+3.3 V	B53	AD07
A23	AD26	B23	AD27	A54	AD06	B54	+3.3 V
A24	Ground	B24	AD25	A55	AD04	B55	AD05
A25	AD24	B25	+3.3 V	A56	Ground	B56	AD03
A26	IDSEL	B26	C/BE3#	A57	AD02	B57	Ground
A27	+3.3 V	B27	AD23	A58	AD00	B58	AD01
A28	AD22	B28	Ground	A59	+5 V (I/O)	B59	+5 V (I/O)
A29	AD20	B29	AD21	A60	REQ64#	B60	ACK64#
A30	Ground	B30	AD19	A61	+5 V	B61	+5 V
A31	AD18	B31	+3.3 V	A62	+5 V	B62	+5 V

^{*} These signals (in parentheses) are optional in the PCI specification and are not currently implemented.

^{**} On PCI bus connector 1, this pin is connected to the SMBus clock line.

^{***} On PCI bus connector 1, this pin is connected to the SMBus data line.

Table 36. AGP Connector

Pin	Signal Name	Pin	Signal Name	Pin	Signal Name	Pin	Signal Name
A1	+12 V	B1	Not connected	A34	Vddq	B34	Vddq
A2	TYPEDET#	B2	+5 V	A35	AD22	B35	AD21
A3	Reserved	В3	+5 V	A36	AD20	B36	AD19
A4	Not connected	B4	Not connected	A37	Ground	B37	Ground
A 5	Ground	B5	Ground	A38	AD18	B38	AD17
A6	INTA#	B6	INTB#	A39	AD16	B39	C/BE2#
A7	RST#	B7	CLK	A40	Vddq	B40	Vddq
A8	GNT1#	B8	REQ#	A41	FRAME#	B41	IRDY#
A9	Vcc3.3	В9	Vcc3.3	A42	Reserved	B42	+3.3 V (aux)
A10	ST1	B10	ST0	A43	Ground	B43	Ground
A11	Reserved	B11	ST2	A44	Reserved	B44	Reserved
A12	PIPE#	B12	RBF#	A45	Vcc3.3	B45	Vcc3.3
A13	Ground	B13	Ground	A46	TRDY#	B46	DEVSEL#
A14	WBF#	B14	Reserved	A47	STOP#	B47	Vddq
A15	SBA1	B15	SBA0	A48	PME#	B48	PERR#
A16	Vcc3.3	B16	Vcc3.3	A49	Ground	B49	Ground
A17	SBA3	B17	SBA2	A50	PAR	B50	SERR#
A18	SBSTB#	B18	SB_STB	A51	AD15	B51	C/BE1#
A19	Ground	B19	Ground	A52	Vddq	B52	Vddq
A20	SBA5	B20	SBA4	A53	AD13	B53	AD14
A21	SBA7	B21	SBA6	A54	AD11	B54	AD12
A22	Reserved	B22	Reserved	A55	Ground	B55	Ground
A23	Ground	B23	Ground	A56	AD9	B56	AD10
A24	Reserved	B24	+3.3 V (aux)	A57	C/BE0#	B57	AD8
A25	Vcc3.3	B25	Vcc3.3	A58	Vddq	B58	Vddq
A26	AD30	B26	AD31	A59	AD_STB0#	B59	AD_STB0
A27	AD28	B27	AD29	A60	AD6	B60	AD7
A28	Vcc3.3	B28	Vcc3.3	A61	Ground	B61	Ground
A29	AD26	B29	AD27	A62	AD4	B62	AD5
A30	AD24	B30	AD25	A63	AD2	B63	AD3
A31	Ground	B31	Ground	A64	Vddq	B64	Vddq
A32	AD_STB1#	B32	AD_STB1	A65	AD0	B65	AD1
A33	C/BE3#	B33	AD23	A66	VRREFG_C	B66	VREFC_G

■ NOTE

The AGP connector is keyed for 1.5 V AGP cards only. Do not attempt to install a legacy 3.3 V AGP card. The AGP connector is not mechanically compatible with legacy 3.3 V AGP cards.

Table 37. ATAPI-Style CD-ROM Connector

Pin	Signal Name			
1	Left audio input from CD-ROM			
2	CD audio differential ground			
3	CD audio differential ground			
4	Right audio input from CD-ROM			

Table 38. Diskette Drive Connector

Pin	Signal Name	Pin	Signal Name
1	Ground	2	DENSEL
3	Key	4	Not connected
5	Key	6	DRVDEN1
7	Ground	8	FDINDX#
9	Ground	10	MTR0# (Motor Enable A)
11	Ground	12	Not connected
13	Ground	14	DS0# (Drive Select A)
15	Ground	16	Not connected
17	Not connected	18	DIR# (Stepper Motor Direction)
19	Ground	20	STEP# (Step Pulse)
21	Ground	22	WDATA# (Write Data)
23	Ground	24	WGATE# (Write Enable)
25	Ground	26	TRK0# (Track 0)
27	Not connected	28	WRTPRT# (Write Protect)
29	Ground	30	RDATA# (Read Data)
31	Ground	32	HDSEL# (Side 1 Select)
33	Ground	34	DSKCHG# (Diskette Change)

Table 39. PCI IDE Connectors

Pin	Signal Name	Pin	Signal Name
1	Reset IDE	2	Ground
3	Data 7	4	Data 8
5	Data 6	6	Data 9
7	Data 5	8	Data 10
9	Data 4	10	Data 11
11	Data 3	12	Data 12
13	Data 2	14	Data 13
15	Data 1	16	Data 14
17	Data 0	18	Data 15
19	Ground	20	Key
21	DDRQ0 [DDRQ1]	22	Ground
23	I/O Write#	24	Ground
25	I/O Read#	26	Ground
27	IOCHRDY	28	Ground
29	DDACK0# [DDACK1#]	30	Ground
31	IRQ 14 [IRQ 15]	32	Not connected
33	DAG1 (Address 1)	34	GPIO_DMA66_Detect_Pri [GPIO_DMA66_Detect_Sec]
35	DAG0 (Address 0)	36	DAG2 (Address 2)
37	Chip Select 1P# [Chip Select 1S#]	38	Chip Select 3P# [Chip Select 3S#
39	Activity#	40	Ground

Signal names in brackets ([]) are for the secondary IDE connector.

Table 40. SCSI LED Connector

Pin	Signal Name		
1	SCSI_ACT#		
2	No connect		


Table 41. IDE RAID Connectors

Pin	Signal Name	Pin	Signal Name
1	Reset IDE	2	Ground
3	Data 7	4	Data 8
5	Data 6	6	Data 9
7	Data 5	8	Data 10
9	Data 4	10	Data 11
11	Data 3	12	Data 12
13	Data 2	14	Data 13
15	Data 1	16	Data 14
17	Data 0	18	Data 15
19	Ground	20	Key
21	DMARQ	22	Ground
23	I/O Write#	24	Ground
25	I/O Read#	26	Ground
27	IORDY	28	Ground
29	DMACK	30	Ground
31	INTRQ	32	Not connected
33	A1 (Address 1)	34	PDIAG [SDIAG]
35	A0 (Address 0)	36	A2 (Address 2)
37	Chip Select 0P [Chip Select 0S]	38	Chip Select 1P [Chip Select 1S]
39	Activity#	40	Ground

Signal names in brackets ([]) are for the secondary IDE RAID connector.

2.8.3 External I/O Connectors

Figure 13 shows the locations of the external I/O connectors.



Item Description For more information see: Table 42 Α Front panel audio В Table 43 Serial port B С Auxiliary front panel power/sleep/message-waiting LED Table 49 D Front panel USB (black) Table 44 Ε Front panel Table 46 F Front panel IEEE 1394a-2000 (white) Table 45

Figure 13. External I/O Connectors

Table 42. Front Panel Audio Connector

Pin	Signal Name	Pin	Signal Name
1	MIC_IN_FP	2	Ground
3	MIC_BIAS	4	V_5P0_AUD_ANALOG
5	R_FNTOUT	6	R_RETIN
7	Not connected	8	Key
9	L_FNT_OUT	10	L_RETIN

■ NOTE

The front panel audio connector is alternately used as a jumper block for routing audio signals. For more information, see Section 2.9.1 on page 73.

Table 43. Serial Port B Connector

Pin	Signal Name	Pin	Signal Name
1	DCD (Data Carrier Detect)	2	RXD# (Receive Data)
3	TXD# (Transmit Data)	4	DTR (Data Terminal Ready)
5	Ground	6	DSR (Data Set Ready)
7	RTS (Request to Send)	8	CTS (Clear to Send)
9	RI (Ring Indicator)	10	Not connected

Table 44. Front Panel USB Connector

Pin	Signal Name	Pin	Signal Name
1	USB_FNT_PWR	2	USB_FNT_PWR
3	USB_FNT1#	4	USB_FNT2#
5	USB_FNT1	6	USB_FNT2
7	Ground	8	Ground
9	Not connected	10	Not connected

Table 45. Front Panel IEEE 1394a-2000 Connectors

Pin	Signal Name
1	TPA1+ [TPA2+]
2	TPA1- [TPA2-]
3	Ground
4	Ground
5	TPB1+ [TPB2+]
6	TPB1- [TPB2-]
7	+12 V (Fused)
8	+12 V (Fused)
9	Key
10	Ground

Signal names in brackets ([]) are for the second IEEE 1394a-2000 connector.

2.8.3.1 Front Panel Connector

This section describes the functions of the front panel connector. Table 46 lists the signal names of the front panel connector.

Table 46. Front Panel Connector

Pin	Signal	In/Out	Description	Pin	Signal	In/Out	Description
Hard Drive Activity LED			Power LED				
1	HD_PWR	Out	Hard disk LED pull-up (330 Ω) to +5 V	2	HDR_BLNK_ GRN	Out	Front panel green LED
3	HAD#	Out	Hard disk active LED	4	HDR_BLNK_ YEL	Out	Front panel yellow LED
Reset Switch		On/Off Switch					
5	Ground		Ground	6	FPBUT_IN	In	Power switch
7	FP_RESET#	In	Reset switch	8	Ground		Ground
Power		Not Connected					
9	+5 V	Out	Power	10	N/C		Not connected

2.8.3.1.1 Hard Drive Activity LED Connector

Pins 1 and 3 can be connected to an LED to provide a visual indicator that data is being read from or written to a hard drive. For the LED to function properly, an IDE drive must be connected to the onboard IDE interface. The LED will also show activity for devices connected to the SCSI hard drive activity LED connector.

For information about	Refer to
The SCSI hard drive activity LED connector	Section 1.7.3.2, page 26

2.8.3.1.2 Reset Switch Connector

Pins 5 and 7 can be connected to a momentary SPST type switch that is normally open. When the switch is closed, the Desktop Board D845EBT resets and runs the POST.

2.8.3.1.3 Power/Sleep/Message Waiting LED Connector

Pins 2 and 4 can be connected to a one- or two-color LED. Table 47 shows the possible states for a one-color LED. Table 48 shows the possible states for a two-color LED.

Table 47. States for a One-Color Power LED

LED State	Description
Off	Power off/sleeping
Steady Green	Running
Blinking Green	Running/message waiting

Table 48. States for a Two-Color Power LED

LED State	Description
Off	Power off
Steady Green	Running
Blinking Green	Running/message waiting
Steady Yellow	Sleeping
Blinking Yellow	Sleeping/message waiting

NOTE

To use the message waiting function, ACPI must be enabled in the operating system and a message-capturing application must be invoked.

2.8.3.1.4 Power Switch Connector

Pins 6 and 8 can be connected to a front panel momentary-contact power switch. The switch must pull the SW_ON# pin to ground for at least 50 ms to signal the power supply to switch on or off. (The time requirement is due to internal debounce circuitry on the Desktop Board D845EBT.) At least two seconds must pass before the power supply will recognize another on/off signal.

2.8.3.2 Auxiliary Front Panel Power/Sleep/Message-Waiting LED Connector

Pins 1 and 3 of this connector duplicate the signals on pins 2 and 4 of the front panel connector.

Table 49. Auxiliary Front Panel Power/Sleep/Message-Waiting LED Connector

Pin	Signal Name	In/Out	Description
1	HDR_BLNK_GRN	Out	Front panel green LED
2	Not connected		
3	HDR_BLNK_YEL	Out	Front panel yellow LED

2.9 Jumper Blocks

<u>^</u>

CAUTION

Do not move any jumpers with the power on. Always turn off the power and unplug the power cord from the computer before changing a jumper setting. Otherwise, the Desktop Board D845EBT could be damaged.

Figure 14 shows the location of the jumper blocks on the Desktop Board D845EBT.




Figure 14. Location of the Jumper Blocks

2.9.1 Front Panel Audio Connector/Jumper Block

This connector has two functions:

- With jumpers installed, the audio line out signals are routed to the back panel audio line out connector.
- With jumpers removed, the connector provides audio line out and mic in signals for front panel audio connectors.

Table 50 describes the two configurations of this connector/jumper block.



A CAUTION

Do not place jumpers on this block in any configuration other than the one described in Table 50. Other jumper configurations are not supported and could damage the Desktop Board D845EBT.

Table 50. Front Panel Audio Connector/Jumper Block

Jumper Setting		Configuration
1 2 3 0 4 5 6 7 0 9 10	5 and 6 9 and 10	Front out signals if 6-channel audio (line out signals if 2-channel audio) are routed to the back panel line out connector. The back panel audio line out connector is shown in Figure 10 on page 54.
1 2 3 0 0 4 5 0 0 6 7 0 9 0 10	No jumpers installed	Mic in and front out signals if 6-channel audio (line out signals if 2-channel audio) are available for connection to front panel audio connectors. Table 42 on page 70 lists the names of the signals available on this connector when no jumpers are installed.



■ NOTE

When the jumpers are removed and this connector is used for front panel audio, the back panel audio line out and mic in connectors are disabled.

BIOS Setup Configuration Jumper Block 2.9.2

The 3-pin jumper block determines the BIOS Setup program's mode. Table 51 describes the jumper settings for the three modes: normal, configure, and recovery. When the jumper is set to configuration mode and the computer is powered-up, the BIOS compares the processor version and the microcode version in the BIOS and reports if the two match.

Table 51. BIOS Setup Configuration Jumper Settings

Function/Mode	Jumper Setting		Configuration		
Normal	1-2	3 0 1	The BIOS uses current configuration information and passwords for booting.		
Configure	2-3	3 1	After the POST runs, Setup runs automatically. The maintenance menu is displayed.		
Recovery	None	3 00 1	The BIOS attempts to recover the BIOS configuration. A recovery diskette is required.		

For information about	Refer to
How to access the BIOS Setup program	Section 4.1, page 95
The maintenance menu of the BIOS Setup program	Section 4, page 95
BIOS recovery	Section 3.7, page 91

2.10 Mechanical Considerations

2.10.1 D845EBT Form Factor

The Desktop Board D845EBT is designed to fit into an ATX-form-factor chassis. Figure 15 illustrates the mechanical form factor for the Desktop Board D845EBT. Dimensions are given in inches [millimeters]. The outer dimensions are 12.00 inches by 8.20 inches [304.80 millimeters by 208.28 millimeters]. Location of the I/O connectors and mounting holes are in compliance with the ATX specification (see Section 1.4).




Figure 15. Desktop Board D845EBT Dimensions

2.10.2 I/O Shield

The back panel I/O shield for Desktop Board D845EBT must meet specific dimension and material requirements. Systems based on the Desktop Board D845EBT need the back panel I/O shield to pass certification testing. Figure 16 and Figure 17 show the critical dimensions of the two types of I/O shields for the Desktop Board D845EBT. Figure 16 shows the I/O shield for the Desktop Board D845EBT with the 6-channel audio subsystem. Figure 17 shows the I/O shield for the Desktop Board D845EBT with the 2-channel audio subsystem. Dimensions are given in inches to a tolerance of ±0.02 inches.

The figures also indicate the position of each cutout. Additional design considerations for I/O shields relative to chassis requirements are described in the ATX specification. See Section 1.4 for information about the ATX specification.

■ NOTE

The I/O shield drawings in this document are for reference only. An I/O shield compliant with the ATX chassis specification 2.03 is available from Intel.




Figure 16. I/O Shield Dimensions (for Boards with the 6-Channel Audio Subsystem)




Figure 17. I/O Shield Dimensions (for Boards with the 2-Channel Audio Subsystem)

2.11 Electrical Considerations

2.11.1 Power Consumption

Table 52 lists voltage and current measurements for a computer that contains the Desktop Board D845EBT and the following:

- 2.40 GHz Intel Pentium 4 processor with a 512 KB cache
- 32 MB AGP card
- 1024 MB DDR SDRAM
- 3.5-inch diskette drive
- 4.3 GB IDE hard disk drive
- 16X IDE DVD/40X CD-ROM drive

This information is provided only as a guide for calculating approximate power usage with additional resources added.

Values for the Windows XP desktop mode are measured at 32-bit colors, 85 Hz refresh rate, and screen resolution of 1024 by 768 pixels. AC watts are measured with the computer connected to a typical 300 W power supply, at nominal input voltage and frequency, with a true RMS wattmeter at the line input.

■ NOTE

Actual system power consumption depends upon system configuration. The power supply should comply with the recommendations found in the ATX/ATX12V Power Supply Design Guide, Version 1.1 (see Section 1.4 on page 17 for specification information).

Table 52. Power Usage

		DC Current at:				
Mode	AC Power	+3.3 V	+5 V	+12 V	-12 V	+5 VSB
ACPI S0	69.6 W	5.3 A	0.17 A	1.3 A	0.02 A	0.41 A
ACPI S1	55.3 W	3.64 A	0.17 A	1.2 A	0.02 A	0.28 A
ACPI S3	2.7 W	0 A	0 A	0 A	0 A	0.35 A
ACPI S5	2.4 W	0 A	0 A	0 A	0 A	0.32 A

2.11.2 Add-in Board Considerations

The Desktop Board D845EBT is designed to provide 2 A (average) of +5 V current for each add-in board. The total +5 V current draw for add-in boards for a fully loaded Desktop Board D845EBT (all five expansion slots filled) must not exceed 10 A.

Standby Current Requirements



! CAUTION

If the standby current necessary to support multiple wake events from the PCI and/or USB buses exceeds power supply capacity, the Desktop Board D845EBT may lose register settings stored in memory, etc. Calculate the standby current requirements using the steps described below.

Power supplies used with the Desktop Board D845EBT must be able to provide enough standby current to support the Instantly Available PC (ACPI S3 sleep state) configuration as outlined in Table 53 below.

Values are determined by specifications such as PCI 2.2. Actual measured values may vary.

To estimate the amount of standby current required for a particular system configuration, standby current requirements of all installed components must be added to determine the total standby current requirement. Refer to the descriptions in Table 53 and review the following steps.

- 1. Note the total Desktop Board D845EBT standby current requirement.
- 2. Add to that the total PS/2 port standby current requirement if a wake-enabled device is connected.
- 3. Add, from the PCI 2.2 slots (wake enabled) row, the total number of wake-enabled devices installed (PCI and AGP) and multiply by the standby current requirement.
- 4. Add, from the PCI 2.2 slots (nonwake enabled) row, the total number of wake-enabled devices installed (PCI and AGP) and multiply by the standby current requirement.
- 5. Add all additional wake-enabled devices' and nonwake-enabled devices' standby current requirements as applicable.
- 6. Add all the required current totals from steps 1 through 5 to determine the total estimated standby current power supply requirement.

Standby Current Requirements Table 53.

Instantly Available PC Current Support (Estimated for	Description	Standby Current Requirements (mA)
Integrated Board Components)	Total for Desktop Board D845EBT	220
Instantly Available PC Stand-by	PS/2 ports(Note)	345
Current Support	PCI 2.2 slots (wake enabled)	375
Estimated for add-on	PCI 2.2 slots (nonwake enabled)	80
components	CNR (Note)	375
 Add to Instantly Available PC total current requirement 	USB ports (Note)	500
(See instructions above)		

Note: Dependent upon system configuration

■ NOTES

- *IBM PS/2 Port Specification (Sept 1991) states:*
 - 275 mA for keyboard
 - 70 mA for the mouse (nonwake-enabled device)

PCI/AGP requirements are calculated by totaling the following:

- One wake-enabled device @ 375 mA, plus
- Five nonwake-enabled devices @ 20 mA each, plus

USB requirements are calculated as:

- One wake-enabled device @ 500 mA
- USB hub @ 100 mA
- Three USB nonwake-enabled devices connected @ 2.5 mA each
- Both USB ports are capable of providing up to 500 mA during normal GO/SO operation. Only one USB port will support up to 500 mA of stand-by-current (wake-enabled device) during G1/S3 suspended operation. The other port may provide up to 7.5 mA (three nonwake-enabled devices) during G1/S3 suspended operation.

2.11.4 Fan Connector Current Capability

Table 54 lists the current capability of the fan connectors on the Desktop Board D845EBT.

Table 54. Fan Connector Current Capability

Fan Connector	Maximum Available Current	
Processor fan	0.80 A	
Front chassis fan	0.30 A	
Rear chassis fan	0.30 A	



A CAUTION

The processor fan must be connected to the processor fan connector, not to a chassis fan connector. Connecting the processor fan to a chassis fan connector may result in onboard component damage that will halt fan operation.

2.11.5 Power Supply Considerations



A CAUTION

The +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to do so can damage the power supply. The total amount of standby current required depends on the wake devices supported and manufacturing options. Refer to Section 2.11.3 on page 78 for additional information.

System integrators should refer to the power usage values listed in Table 52 when selecting a power supply for use with the Desktop Board D845EBT.

Measurements account only for current sourced by the Desktop Board D845EBT while running in idle modes of the started operating systems.

Additional power required will depend on configurations chosen by the integrator.

The power supply must comply with the following recommendations found in the indicated sections of the ATX form factor specification.

- The potential relation between 3.3 VDC and +5 VDC power rails (Section 4.2)
- The current capability of the +5 VSB line (Section 4.2.1.2)
- All timing parameters (Section 4.2.1.3)
- All voltage tolerances (Section 4.2.2)


For information about	Refer to
The ATX form factor specification	Section 1.4, page 17

2.12 Thermal Considerations

A CAUTIONS

- 1. Ensure that the ambient temperature does not exceed the Desktop Board D845EBT's maximum operating temperature. Failure to do so could cause components to exceed their maximum case temperature and malfunction. For information about the maximum operating temperature, see the environmental specifications in Section 2.14.
- 2. Ensure that proper airflow is maintained in the processor voltage regulator circuit. Failure to do so may result in damage to the voltage regulator circuit. The processor voltage regulator area (item A in Figure 18) can reach a temperature of up to 85 °C in an open chassis.

Figure 18 shows the locations of the localized high temperature zones.



- Processor voltage regulator area Α
- В Processor
- С Intel 82845E MCH
- D Intel 82801DB ICH4

Figure 18. Localized High Temperature Zones

Table 55 provides maximum case temperatures for components on the Desktop Board D845EBT that are sensitive to thermal changes. The operating temperature, current load, or operating frequency could affect case temperatures. Maximum case temperatures are important when considering proper airflow to cool the Desktop Board D845EBT.

Table 55. Thermal Considerations for Components

Component	Maximum Case Temperature
Intel Pentium 4 processor	For processor case temperature, see processor datasheets and processor specification updates
Intel 82845E MCH	83 °C (under bias)
Intel 82801DB ICH4	110 °C (under bias)

For information about	Refer to
Intel Pentium 4 processor datasheets and specification updates	Section 1.2, page 16

2.13 Reliability

The Mean Time Between Failures (MTBF) prediction is calculated using component and subassembly random failure rates. The calculation is based on the Bellcore Reliability Prediction Procedure, TR-NWT-000332, Issue 4, September 1991. The MTBF prediction is used to estimate repair rates and spare parts requirements.

The MTBF data is calculated from predicted data at 55 °C. The MTBF calculation for the Desktop Board D845EBT is 81,440.9842 hours.

2.14 Environmental

Table 56 lists the environmental specifications for the Desktop Board D845EBT.

Table 56. Desktop Board D845EBT Environmental Specifications

Parameter	Specification			
Temperature				
Non-Operating	-40 °C to +70 °C			
Operating	0 °C to +55 °C			
Shock				
Unpackaged	50 g trapezoidal waveform			
	Velocity change of 170 inches/second			
Packaged	Half sine 2 millisecond			
	Product Weight (pounds)	Free Fall (inches)	Velocity Change (inches/sec)	
	<20	36	167	
	21-40	30	152	
	41-80	24	136	
	81-100	18	118	
Vibration				
Unpackaged	5 Hz to 20 Hz: 0.01 g ² Hz	Hz: 0.01 g ² Hz sloping up to 0.02 g ² Hz		
	20 Hz to 500 Hz: 0.02 g ² Hz (flat)			
Packaged	10 Hz to 40 Hz: 0.015 g ² Hz (flat)			
	40 Hz to 500 Hz: 0.015 g ² Hz sloping down to 0.00015 g ² Hz			

2.15 Regulatory Compliance

This section describes the Desktop Board D845EBT's compliance with U.S. and international safety and electromagnetic compatibility (EMC) regulations.

2.15.1 Safety Regulations

Table 57 lists the safety regulations the Desktop Board D845EBT complies with when correctly installed in a compatible host system.

Table 57. Safety Regulations

Regulation	Title
CSA C22.2 No. 60950/ UL 60950, 3 rd Edition, 2000	Bi-National Standard for Safety of Information Technology Equipment including Electrical Business Equipment. (USA and Canada)
EN 60950, 2 nd Edition, 1992 (with Amendments 1, 2, 3, and 4)	The Standard for Safety of Information Technology Equipment including Electrical Business Equipment. (European Union)
IEC 60950, 2 nd Edition, 1991 (with Amendments 1, 2, 3, and 4)	The Standard for Safety of Information Technology Equipment including Electrical Business Equipment. (International)
EMKO-TSE (74-SEC) 207/94	Summary of Nordic deviations to EN 60950. (Norway, Sweden, Denmark, and Finland)

2.15.2 EMC Regulations

Table 58 lists the EMC regulations the Desktop Board D845EBT complies with when correctly installed in a compatible host system.

Table 58. EMC Regulations

Regulation	Title
FCC (Class B)	Title 47 of the Code of Federal Regulations, Parts 2 and 15, Subpart B, Radio Frequency devices. (USA)
ICES-003 (Class B)	Interference-Causing Equipment Standard, Digital Apparatus. (Canada)
EN55022: 1998 (Class B)	Limits and methods of measurement of Radio Interference Characteristics of Information Technology Equipment. (European Union)
EN55024: 1998	Information Technology Equipment – Immunity Characteristics Limits and methods of measurement. (European Union)
AS/NZS 3548 (Class B)	Australian Communications Authority, Standard for Electromagnetic Compatibility. (Australia and New Zealand)
CISPR 22, 3 rd Edition (Class B)	Limits and methods of measurement of Radio Disturbance Characteristics of Information Technology Equipment. (International)
CISPR 24: 1997	Information Technology Equipment – Immunity Characteristics – Limits and Methods of Measurements. (International)

2.15.3 Product Certification Markings (Board Level)

The Desktop Board D845EBT has the following product certification markings:

- UL joint US/Canada Recognized Component mark: Consists of lower case c followed by a stylized backward UR and followed by a small US. Includes adjacent UL file number for Intel® desktop boards: E210882 (component side).
- FCC Declaration of Conformity logo mark for Class B equipment; to include Intel name and D845EBT model designation (solder side).
- CE mark: Declaring compliance to European Union (EU) EMC directive (89/336/EEC) and Low Voltage directive (73/23/EEC) (component side). The CE mark should also be on the shipping container.
- Australian Communications Authority (ACA) C-Tick mark: consists of a stylized C overlaid with a check (tick) mark (component side), followed by Intel supplier code number, N-232. The C-tick mark should also be on the shipping container.
- Korean EMC certification logo mark: consists of MIC lettering within a stylized elliptical outline.
- Printed wiring board manufacturer's recognition mark: consists of a unique UL recognized manufacturer's logo, along with a flammability rating (94V-0) (solder side).
- PB part number: Intel bare circuit board part number (solder side). Also includes SKU number starting with AA followed by additional alphanumeric characters. For the Desktop Board D845EBT, the PB number is A89899-003.
- Battery "+ Side Up" marking: located on the component side of the Desktop Board D845EBT in close proximity to the battery holder.

3 Overview of BIOS Features

What This Chapter Contains

3.1	Introduction	87
3.2	BIOS Flash Memory Organization	88
3.3	Resource Configuration	88
3.4	System Management BIOS (SMBIOS)	89
3.5	Legacy USB Support	89
3.6	BIOS Updates	90
3.7	Recovering BIOS Data	91
3.8	Boot Options	91
3.9	Changing the Default Boot Device During POST	92
3.10	Fast Booting Systems with Intel® Rapid BIOS Boot	93
3.11	BIOS Security Features	94

3.1 Introduction

The Desktop Board uses an Intel/AMI BIOS that is stored in the Firmware Hub (FWH) and can be updated using a disk-based program. The FWH contains the BIOS Setup program, POST, the PCI auto-configuration utility, and Plug and Play support.

The BIOS displays a message during POST identifying the type of BIOS and a revision code. The initial production BIOS is identified as BT84510A.86A.

When the Desktop Board's jumper is set to configuration mode and the computer is powered-up, the BIOS compares the CPU version and the microcode version in the BIOS and reports if the two match.

For information about	Refer to
The Desktop Board's compliance level with Plug and Play	Section 1.4, page 17

3.2 BIOS Flash Memory Organization

The Firmware Hub (FWH) includes a 4 Mbit (512 KB) symmetrical flash memory device. Internally, the device is grouped into eight 64-KB blocks that are individually erasable, lockable, and unlockable.

3.3 Resource Configuration

3.3.1 PCI Autoconfiguration

The BIOS can automatically configure PCI devices. PCI devices may be onboard or add-in cards. Autoconfiguration lets a user insert or remove PCI cards without having to configure the system. When a user turns on the system after adding a PCI card, the BIOS automatically configures interrupts, the I/O space, and other system resources. Any interrupts set to Available in Setup are considered to be available for use by the add-in card. Autoconfiguration information is stored in ESCD format.

For information about the versions of PCI and Plug and Play supported by the BIOS, see Section 1.4.

3.3.2 PCI IDE Support

If you select Auto in the BIOS Setup program, the BIOS automatically sets up the two PCI IDE connectors with independent I/O channel support. The IDE interface supports hard drives up to ATA-66/100 and recognizes any ATAPI compliant devices, including CD-ROM drives, tape drives, and Ultra DMA drives (see Section 1.4 for the supported version of ATAPI). The BIOS determines the capabilities of each drive and configures them to optimize capacity and performance. To take advantage of the high capacities typically available today, hard drives are automatically configured for Logical Block Addressing (LBA) and to PIO Mode 3 or 4, depending on the capability of the drive. You can override the auto-configuration options by specifying manual configuration in the BIOS Setup program.

To use ATA-66/100 features the following items are required:

- An ATA-66/100 peripheral device
- An ATA-66/100 compatible cable
- ATA-66/100 operating system device drivers

◯ NOTES

- ATA-66/100 compatible cables are backward compatible with drives using slower IDE transfer protocols. If an ATA-66/100 disk drive and a disk drive using any other IDE transfer protocol are attached to the same cable, the maximum transfer rate between the drives is reduced to that of the slowest device.
- Do not connect an ATA device as a slave on the same IDE cable as an ATAPI master device. For example, do not connect an ATA hard drive as a slave to an ATAPI CD-ROM drive.

3.4 System Management BIOS (SMBIOS)

SMBIOS is a Desktop Management Interface (DMI) compliant method for managing computers in a managed network.

The main component of SMBIOS is the Management Information Format (MIF) database, which contains information about the computing system and its components. Using SMBIOS, a system administrator can obtain the system types, capabilities, operational status, and installation dates for system components. The MIF database defines the data and provides the method for accessing this information. The BIOS enables applications such as third-party management software to use SMBIOS. The BIOS stores and reports the following SMBIOS information:

- BIOS data, such as the BIOS revision level
- Fixed-system data, such as peripherals, serial numbers, and asset tags
- Resource data, such as memory size, cache size, and processor speed
- Dynamic data, such as event detection and error logging

Non-Plug and Play operating systems, such as Windows NT, require an additional interface for obtaining the SMBIOS information. The BIOS supports an SMBIOS table interface for such operating systems. Using this support, an SMBIOS service-level application running on a non-Plug and Play operating system can obtain the SMBIOS information.

For information about	Refer to
The compliance level of the Desktop Board D845EBT with SMBIOS	Section 1.4, page 17

3.5 Legacy USB Support

Legacy USB support enables USB devices such as keyboards, mice, and hubs to be used even when the operating system's USB drivers are not yet available. Legacy USB support is used to access the BIOS Setup program, and to install an operating system that supports USB. By default, Legacy USB support is set to Enabled.

Legacy USB support operates as follows:

- 1. When you apply power to the computer, legacy support is disabled.
- 2. POST begins.
- 3. Legacy USB support is enabled by the BIOS allowing you to use a USB keyboard to enter and configure the BIOS Setup program and the maintenance menu.
- 4. POST completes.
- 5. The operating system loads. While the operating system is loading, USB keyboards and mice are recognized and may be used to configure the operating system. (Keyboards and mice are not recognized during this period if Legacy USB support was set to Disabled in the BIOS Setup program.)
- After the operating system loads the USB drivers, all legacy and non-legacy USB devices are recognized by the operating system, and Legacy USB support from the BIOS is no longer used.

To install an operating system that supports USB, verify that Legacy USB support in the BIOS Setup program is set to Enabled and follow the operating system's installation instructions.

3.6 BIOS Updates

The BIOS can be updated using either of the following utilities, which are available on the Intel World Wide Web site:

- Intel[®] Express BIOS Update utility, which enables automated updating while in the Windows environment. Using this utility, the BIOS can be updated from a file on a hard disk, a 1.44 MB diskette, or a CD-ROM, or from the file location on the Web.
- Intel® Flash Memory Update Utility, which requires creation of a boot diskette and manual rebooting of the system. Using this utility, the BIOS can be updated from a file on a 1.44 MB diskette (from a legacy diskette drive or an LS-120 diskette drive) or a CD-ROM.

Both utilities support the following BIOS maintenance functions:

- Verifying that the updated BIOS matches the target system to prevent accidentally installing an incompatible BIOS.
- Updating both the BIOS boot block and the main BIOS. This process is fault tolerant to prevent boot block corruption.
- Updating the BIOS boot block separately.
- Changing the language section of the BIOS.
- Updating replaceable BIOS modules, such as the video BIOS module.
- Inserting a custom splash screen.

◯ NOTE

Review the instructions distributed with the upgrade utility before attempting a BIOS update.

For information about	Refer to
The Intel World Wide Web site	Section 1.2, page 16

3.6.1 Language Support

The BIOS Setup program and help messages are supported in six languages: US English, German, Italian, French, Spanish, and Japanese. Only two languages (US English and another language) can be loaded on the board at one time.

The default language for the BIOS Setup program and help messages is US English. Another language can be selected by using the program's Main menu (page 97).

3.6.2 Custom Splash Screen

During POST, an Intel® splash screen is displayed by default. This splash screen can be replaced with a custom splash screen. A utility is available from Intel to assist with creating a custom splash screen. The custom splash screen can be programmed into the flash memory using the BIOS upgrade utility. Information about this capability is available on the Intel Support World Wide Web site.

For information about	Refer to
The Intel World Wide Web site	Section 1.2, page 16

3.7 Recovering BIOS Data

Some types of failure can destroy the BIOS. For example, the data can be lost if a power outage occurs while the BIOS is being updated in flash memory. The BIOS can be recovered from a 1.44 MB diskette or CD-ROM using the BIOS recovery mode. When recovering the BIOS, be aware of the following:

- Because of the small amount of code available in the non-erasable boot block area, there is no video support. You can only monitor this procedure by listening to the speaker or looking at the diskette drive LED.
- The recovery process may take several minutes; larger BIOS flash memory devices require more time.
- Two beeps and the end of activity in the diskette drive indicate successful BIOS recovery.
- A series of continuous beeps indicates a failed BIOS recovery.

To create a BIOS recovery diskette, a bootable diskette must be created and the BIOS update files copied to it. BIOS upgrades and the Intel Flash Memory Update Utility are available from Intel Customer Support through the Intel World Wide Web site.

■ NOTE

Even if the computer is configured to boot from an LS-120 diskette (in the Setup program's Removable Devices submenu), the BIOS recovery diskette must be a standard 1.44 MB diskette not a 120 MB diskette.

Section 2.9.1, page 73
Section 4.3, page 97
Section 1.2, page 16

3.8 Boot Options

In the BIOS Setup program, the user can choose to boot from a diskette drive, hard drives, CD-ROM, or the network. The default setting is for the diskette drive to be the first boot device, the hard drive second, and the ATAPI CD-ROM third. The fourth device is disabled.

3.8.1 CD-ROM Boot

Booting from CD-ROM is supported in compliance to the El Torito bootable CD-ROM format specification. Under the Boot menu in the BIOS Setup program, ATAPI CD-ROM is listed as a boot device. Boot devices are defined in priority order. Accordingly, if there is not a bootable CD in the CD-ROM drive, the system will attempt to boot from the next defined drive.

For information about	Refer to
The El Torito specification	Section 1.4, page 17

3.8.2 Network Boot

The network can be selected as a boot device. This selection allows booting from the onboard LAN or from a network add-in card with a remote boot ROM installed.

Pressing the <F12> key during POST automatically forces booting from the LAN. To use this key during POST, the User Access Level in the BIOS Setup program's Security menu must be set to Full.

For information about	Refer to	
The BIOS Setup program's Security menu	Table 76, page 111	

3.8.3 Booting Without Attached Devices

For use in embedded applications, the BIOS has been designed so that after passing the POST, the operating system loader is invoked even if the following devices are not present:

- Video adapter
- Keyboard
- Mouse

3.9 Changing the Default Boot Device During POST

Pressing the <F10> key during POST causes a boot device menu to be displayed. To use this key during POST, the User Access Level in the BIOS Setup program's Security menu must be set to Full.

For information about	Refer to	
The BIOS Setup program's Security menu	Table 76, page 111	

The menu displayed after pressing the <F10> key lists the available boot devices (as set in the BIOS Setup program's Boot Device Priority submenu). Table 59 lists the boot device menu options.

Table 59. Boot Device Menu Options

Boot Device Menu Function Keys	Description
<↑> or <↓>	Selects a default boot device
<enter></enter>	Exits the menu, saves changes, and boots from the selected device
<esc></esc>	Exits the menu without making changes

3.10 Fast Booting Systems with Intel® Rapid BIOS Boot

These factors affect system boot speed:

- Selecting and configuring peripherals properly
- Using an optimized BIOS, such as the Intel Rapid BIOS

3.10.1 Peripheral Selection and Configuration

The following techniques help improve system boot speed:

- Choose a hard drive with parameters such as "power-up to data ready" less than eight seconds, that minimize hard drive startup delays.
- Select a CD-ROM drive with a fast initialization rate. This rate can influence POST execution time.
- Eliminate unnecessary add-in adapter features, such as logo displays, screen repaints, or mode changes in POST. These features may add time to the boot process.
- Try different monitors. Some monitors initialize and communicate with the BIOS more quickly, which enables the system to boot more quickly.

3.10.2 Intel Rapid BIOS Boot

Use of the following BIOS Setup program settings reduces the POST execution time.

In the Boot menu:

- Set the hard disk drive as the first boot device. As a result, the POST does not first seek a diskette drive, which saves about one second from the POST execution time.
- Disable Quiet Boot, which eliminates display of the logo splash screen. This could save several seconds of painting complex graphic images and changing video modes.
- Enabled Intel Rapid BIOS Boot. This feature bypasses memory count and the search for a diskette drive.

In the Peripheral Configuration submenu, disable the LAN device if it will not be used. This can reduce up to four seconds of option ROM boot time.

■ NOTE

It is possible to optimize the boot process to the point where the system boots so quickly that the Intel logo screen (or a custom logo splash screen) will not be seen. Monitors and hard disk drives with minimum initialization times can also contribute to a boot time that might be so fast that necessary logo screens and POST messages cannot be seen.

This boot time may be so fast that some drives might be not be initialized at all. If this condition should occur, it is possible to introduce a programmable delay ranging from three to 30 seconds (using the Hard Disk Pre-Delay feature of the Advanced menu in the IDE Configuration Submenu of the BIOS Setup program).

For information about	Refer to	
IDE Configuration Submenu in the BIOS Setup program	Section 4.4.4, page 103	

3.11 BIOS Security Features

The BIOS includes security features that restrict access to the BIOS Setup program and who can boot the computer. A supervisor password and a user password can be set for the BIOS Setup program and for booting the computer, with the following restrictions:

- The supervisor password gives unrestricted access to view and change all the Setup options in the BIOS Setup program. This is the supervisor mode.
- The user password gives access to view and change Setup options in the BIOS Setup program based on the setting of the User Access Level option in the BIOS Setup program's Security menu. This is the user mode.
- If only the supervisor password is set, pressing the <Enter> key at the BIOS Setup program's
 password prompt allows the user access to Setup based on the setting of the User Access Level
 option in the BIOS Setup program's Security menu.
- If both the supervisor and user passwords are set, users can enter either the supervisor password or the user password to access Setup. Users have access to Setup respective to which password is entered.
- Setting the user password restricts who can boot the computer. The password prompt will be
 displayed before the computer is booted. If only the supervisor password is set, the computer
 boots without asking for a password. If both passwords are set, the user can enter either
 password to boot the computer.

Table 60 shows the effects of setting the supervisor password and user password. This table is for reference only and is not displayed on the screen.

Table 60. Supervisor and User Password Functions

Password Set	Supervisor Mode	User Mode	Setup Options	Password to Enter Setup	Password During Boot
Neither	Can change all options (Note)	Can change all options (Note)	None	None	None
Supervisor only	Can change all options	Can change a limited number of options	Supervisor Password	Supervisor	None
User only	N/A	Can change all options	Enter Password Clear User Password	User	User
Supervisor and user set	Can change all options	Can change a limited number of options	Supervisor Password Enter Password	Supervisor or user	Supervisor or user

Note: If no password is set, any user can change all Setup options.

For information about	Refer to		
Setting user and supervisor passwords	Section 4.5, page 111		

■ NOTE

For enhanced security, use different passwords for the supervisor and user passwords.

4 BIOS Setup Program

What This Chapter Contains

4.1	Introduction	95
4.2	Maintenance Menu	96
	Main Menu	
4.4	Advanced Menu	98
4.5	Security Menu	111
	Power Menu	
4.7	Boot Menu	113
4.8	Exit Menu	116

4.1 Introduction

The BIOS Setup program can be used to view and change the BIOS settings for the computer. The BIOS Setup program is accessed by pressing the <F2> key after the Power-On Self-Test (POST) memory test begins and before the operating system boot begins. The menu bar is shown below.

Maintenance Main Ad	dvanced Security Powe	er Boot Exit
---------------------	-----------------------	--------------

Table 61 lists the BIOS Setup program menu features.

Table 61. BIOS Setup Program Menu Bar

Maintenance	Main	Advanced	Security	Power	Boot	Exit
Clears passwords and BIS credentials and enables extended configuration mode	Allocates resources for hardware components	Configures advanced features available through the chipset	Sets passwords and security features	Configures power management features	Selects boot options and power supply controls	Saves or discards changes to Setup program options

For information about	Refer to
Boot Integrity Services (BIS)	Section 1.4, page 17

NOTE

In this chapter, all examples of the BIOS Setup program menu bar include the maintenance menu; however, the maintenance menu is displayed only when the Desktop Board is in configuration mode. Section 2.9 on page 73 tells how to put the Desktop Board in configuration mode.

Table 62 lists the function keys available for menu screens.

Table 62. BIOS Setup Program Function Keys

BIOS Setup Program Function Key	Description
<-> or <->>	Selects a different menu screen (Moves the cursor left or right)
<↑> or <↓>	Selects an item (Moves the cursor up or down)
<tab></tab>	Selects a field (Not implemented)
<enter></enter>	Executes command or selects the submenu
<f9></f9>	Load the default configuration values for the current menu
<f10></f10>	Save the current values and exits the BIOS Setup program
<esc></esc>	Exits the menu

4.2 Maintenance Menu

To access this menu, select Maintenance on the menu bar at the top of the screen.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
-------------	------	----------	----------	-------	------	------

The menu shown in Table 63 is for clearing Setup passwords and enabling extended configuration mode. Setup only displays this menu in configuration mode. See Section 2.9.2 on page 74 for configuration mode setting information.

Table 63. Maintenance Menu

Feature	Options	Description
Clear All Passwords	Ok (default)	Clears the user and supervisor passwords.
	Cancel	
Clear BIS Credentials	Ok (default)	Clears the Wired for Management Boot Integrity Service (BIS)
	Cancel	credentials.
CPU Stepping	No options	Displays CPU's Stepping Signature.
Signature		
CPU Microcode	No options	Displays CPU's Microcode Update Revision.
Update Revision		

4.3 Main Menu

To access this menu, select Main on the menu bar at the top of the screen.

Maintenance Main	Advanced	Security	Power	Boot	Exit
------------------	----------	----------	-------	------	------

Table 64 describes the Main menu. This menu reports processor and memory information and is for configuring the system date and system time.

Table 64. Main Menu

Feature	Options	Description
BIOS Version	No options	Displays the version of the BIOS.
Processor Type	No options	Displays processor type.
Processor Speed	No options	Displays processor speed.
System Bus Speed	No options	Displays the system bus speed.
System Memory Speed	No options	Displays the system memory speed.
Cache RAM	No options	Displays the size of second-level cache.
Total Memory	No options	Displays the total amount of RAM.
Memory Bank 0	No options	Displays the amount and type of RAM in the memory
Memory Bank 1		banks.
ECC Memory	Enabled (default)	Enables or disables ECC memory.
(Note)	Disabled	
Language	English (default)	Selects the current default language used by the BIOS.
	(other language loaded on the board)	
System Time	Hour, minute, and second	Specifies the current time.
System Date	Day of week Month/day/year	Specifies the current date.

Note: This feature only appears if ECC memory is present.

4.4 Advanced Menu

To access this menu, select Advanced on the menu bar at the top of the screen.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	PCI Configuration			
		Boot Confi	iguration			
		Peripheral	l Configura	tion		
		IDE Configuration				
		Diskette Configuration				
		Event Log	Configurat	ion		
		Video Configuration				
		USB Config	guration			
		Chipset Co	onfiguration	n		

Table 65 describes the Advanced Menu. This menu is used for setting advanced features that are available through the chipset.

Table 65. Advanced Menu

Feature	Options	Description
PCI Configuration	Select to display submenu	Configures individual PCI slot's IRQ priority.
Boot Configuration	Select to display submenu	Configures Plug and Play and the Numlock key, and resets configuration data.
Peripheral Configuration	Select to display submenu	Configures peripheral ports and devices.
IDE Configuration	Select to display submenu	Specifies type of connected IDE devices.
Diskette Configuration	Select to display submenu	Configures the diskette drive.
Event Log Configuration	Select to display submenu	Configures Event Logging.
Video Configuration	Select to display submenu	Configures video features.
USB Configuration	Select to display submenu	Configures USB support
Chipset Configuration	Select to display submenu	Configures advanced chipset features.

4.4.1 PCI Configuration Submenu

To access this submenu, select Advanced on the menu bar and then PCI Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	guration			
		Boot Confi	Boot Configuration			
		Peripheral	Peripheral Configuration			
		IDE Configuration				
		Diskette Configuration				
		Event Log	Event Log Configuration			
		Video Configuration				
		USB Configuration				
		Chipset Co	onfiguration	n		

The submenu shown in Table 66 is used to configure the IRQ priority of PCI slots individually.

Table 66. PCI Configuration Submenu

Feature	Options	Description
PCI Slot1 IRQ Priority (Note)	• Auto (default) • 5 • 9 • 10 • 11	Allows selection of IRQ priority for PCI bus connector 1.
PCI Slot2 IRQ Priority (Note)	• Auto (default) • 5 • 9 • 10 • 11	Allows selection of IRQ priority for PCI bus connector 2.
PCI Slot3 IRQ Priority (Note)	 Auto (default) 5 9 10 11 	Allows selection of IRQ priority for PCI bus connector 3.
PCI Slot4 IRQ Priority (Note)	• Auto (default) • 5 • 9 • 10 • 11	Allows selection of IRQ priority for PCI bus connector 4.
PCI Slot5 IRQ Priority (Note)	 Auto (default) 5 9 10 11 	Allows selection of IRQ priority for PCI bus connector 5.

Note: Additional interrupts may be available if certain onboard devices (such as the serial and parallel ports) are disabled.

4.4.2 Boot Configuration Submenu

To access this submenu, select Advanced on the menu bar and then Boot Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	PCI Configuration			
		Boot Confi	iguration			
		Peripheral	l Configurat	tion		
		IDE Configuration				
		Diskette Configuration				
		Event Log	Configurat	ion		
		Video Conf	figuration			
		USB Configuration				
		Chipset Co	Chipset Configuration			

The submenu represented by Table 67 is for setting Plug and Play options and the power-on state of the Numlock key.

Table 67. Boot Configuration Submenu

Feature	Options	Description
Plug & Play O/S	No (default) Yes	Specifies if manual configuration is desired. No lets the BIOS configure all devices. This setting is appropriate when using a Plug and Play operating system. Yes lets the operating system configure Plug and Play devices not required to boot the system. This option is available for use during lab testing.
Numlock	• Off • On (default)	Specifies the power-on state of the Numlock feature on the numeric keypad of the keyboard.

4.4.3 Peripheral Configuration Submenu

To access this submenu, select Advanced on the menu bar and then Peripheral Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	PCI Configuration			
		Boot Confi	iguration			
		Peripheral	l Configurat	tion		
		IDE Config	guration			
		Diskette Configuration				
		Event Log	Configurati	ion		
		Video Conf	figuration			
		USB Config	guration			
		Chipset Co	onfiguration	ı		

The submenu represented in Table 68 is used for configuring computer peripherals.

Table 68. Peripheral Configuration Submenu

Feature	Options	Description
Serial Port A	Disabled	Configures serial port A.
	Enabled	Auto assigns the first free COM port, normally COM1, the
	Auto (default)	address 3F8h, and the interrupt IRQ4.
		An * (asterisk) displayed next to an address indicates a conflict with another device.
Base I/O address	3F8 (default)	Specifies the base I/O address for serial port A, if serial port A
(This feature is present	• 2F8	is set to Enabled.
only when Serial Port A is set to <i>Enabled</i>)	• 3E8	
io dot to Enabled)	• 2E8	
Interrupt	• IRQ 3	Specifies the interrupt for serial port A, if serial port A is set to
(This feature is present only when Serial Port A is set to <i>Enabled</i>)	IRQ 4 (default)	Enabled.
Serial Port B	Disabled	Configures serial port B.
	Enabled	Auto assigns the first free COM port, normally COM2, the
	Auto (default)	address 2F8h, and the interrupt IRQ3.
		An * (asterisk) displayed next to an address indicates a conflict with another device.
Base I/O address	• 3F8	Specifies the base I/O address for serial port B, if serial port B
(This feature is present	• 2F8 (default)	is set to Enabled.
only when Serial Port B is set to <i>Enabled</i>)	• 3E8	
	• 2E8	

continued

 Table 68.
 Peripheral Configuration Submenu (continued)

Feature	Options	Description
Interrupt (This feature is present only when Serial Port B is set to <i>Enabled</i>)	• IRQ 3 (default) • IRQ 4	Specifies the interrupt for serial port B, if serial port B is set to Enabled.
Parallel port	Disabled	Configures the parallel port.
	Enabled	Auto assigns LPT1 the address 378h and the interrupt IRQ7.
	Auto (default)	An * (asterisk) displayed next to an address indicates a conflict with another device.
Mode	Output OnlyBi-directional	Selects the mode for the parallel port. Not available if the parallel port is disabled.
	(default)	Output Only operates in AT†-compatible mode.
	• EPP	Bi-directional operates in PS/2-compatible mode.
	• ECP	EPP is Extended Parallel Port mode, a high-speed bi-directional mode.
		ECP is Enhanced Capabilities Port mode, a high-speed bidirectional mode.
Base I/O address (This feature is present only when Parallel Port is set to <i>Enabled</i>)	• 378 (default) • 278	Specifies the base I/O address for the parallel port.
Interrupt (This feature is present only when Parallel Port is set to <i>Enabled</i>)	IRQ 5 IRQ 7 (default)	Specifies the interrupt for the parallel port.
DMA (This feature is present only when Parallel Port Mode is set to <i>ECP</i>)	• 1 • 3 (default)	Specifies the DMA channel.
Audio	Enabled (default) Disabled	Enables or disables the onboard audio subsystem.
LAN Device	Disabled Enabled (default)	Enables or disables the onboard LAN device.

4.4.4 IDE Configuration Submenu

To access this submenu, select Advanced on the menu bar and then IDE Configuration.

Maintenance	Main	Advanced	Security	Power	2	Boot	Exit
		PCI Config	PCI Configuration				
		Boot Confi	iguration				
		Peripheral	Peripheral Configuration				
		IDE Configuration					
		Diskette Configuration					
		Event Log Configuration					
		Video Conf	figuration				
		USB Configuration					
		Chipset Configuration					

The menu represented in Table 69 is used to configure IDE device options.

Table 69. IDE Configuration Submenu

Feature	Options	Description
IDE Controller	DisabledPrimarySecondaryBoth (default)	Enables/disables the integrated IDE controller. Primary enables only the primary IDE controller. Secondary enables only the secondary IDE controller. Both enables both IDE controllers.
PCI IDE Bus Master	DisabledEnabled (default)	Enables/disables the use of DMA for hard drive BIOS INT13 reads and writes.
Hard Disk Pre-Delay	 Disabled (default) 3 Seconds 6 Seconds 9 Seconds 12 Seconds 15 Seconds 21 Seconds 30 Seconds 	Specifies the hard disk drive pre-delay.
Primary IDE Master	Select to display sub- menu	Reports type of connected IDE device.
Primary IDE Slave	Select to display sub- menu	Reports type of connected IDE device.
Secondary IDE Master	Select to display sub- menu	Reports type of connected IDE device.
Secondary IDE Slave	Select to display sub- menu	Reports type of connected IDE device.

4.4.4.1 Primary/Secondary IDE Master/Slave Submenus

To access these submenus, select Advanced on the menu bar, then IDE Configuration, and then the master or slave to be configured.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	guration			
		Boot Confi	iguration			
		Peripheral	L Configurat	ion		
		IDE Config	guration			
		Primar	Primary IDE Master			
		Primary IDE Slave				
		Secondary IDE Master				
		Second	ary IDE Sla	ve		
		Diskette (Configuratio	on		
		Event Log	Event Log Configuration			
		Video Configuration USB Configuration Chipset Configuration				

There are four IDE submenus: primary master, primary slave, secondary master, and secondary slave. Table 70 shows the format of the IDE submenus. For brevity, only one example is shown.

Table 70. Primary/Secondary IDE Master/Slave Submenus

Feature	Options	Description
Drive Installed	No options	Displays the type of drive installed.
Туре	Auto (default)	Specifies the IDE configuration mode for IDE devices.
	• User	User allows capabilities to be changed.
		Auto fills-in capabilities from ATA/ATAPI device.
Maximum Capacity	No options	Displays the capacity of the drive.
LBA/Large Mode	Disabled	Selects the translation mode for the IDE hard disk.
	Auto (default)	
Block Mode	Disabled	Disabled = Data transfers to/from the device occur one
	Auto (default)	sector at a time.
		Auto = Data transfers to/from the device occur multiple sectors at a time if the device supports block mode transfers.
PIO Mode	Auto (default)	Specifies the PIO mode.
	• 0	
	• 1	
	• 2	
	• 3	
	• 4	

continued

Table 70. Primary/Secondary IDE Master/Slave Submenus (continued)

Feature	Options	Description
DMA Mode	Auto (default)	Specifies the DMA mode for the drive.
	• UDMA0	Auto = Auto-detected
	• UDMA1	UDMAn = Ultra DMAn
	• UDMA2	
	• UDMA3	
	• UDMA4	
	• UDMA5	
Cable Detected	No options	Displays the type of cable connected to the IDE interface: 40-conductor or 80-conductor (for ATA-100 peripherals).

Note: If an LS-120 drive is attached to the system, a row entitled ARMD Emulation Type will be displayed in the above table. The BIOS will always recognize the drive as an ATAPI floppy drive. The ARMD Emulation Type should always be set to Floppy.

4.4.5 Diskette Configuration Submenu

To access this menu, select Advanced on the menu bar and then Diskette Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Configuration				
		Boot Configuration				
		Peripheral	l Configurat	cion		
		IDE Configuration				
		Diskette Configuration				
		Event Log	Configurat	ion		
		Video Configuration				
		USB Configuration				
		Chipset Configuration				

The submenu represented by Table 71 is used for configuring the diskette drive.

Table 71. Diskette Configuration Submenu

Feature	Options		Description		
Diskette Controller	Disabled		Disables or enables the integrated diskette		
	Enabled (def	ault)	controller.		
Floppy A	Disabled		Specifies the capacity and physical size of		
	• 360 KB	51/4"	diskette drive A.		
	• 1.2 MB	51/4"			
	• 720 KB	3½"			
	• 1.44 MB	3½" (default)			
	• 2.88 MB	3½"			
Diskette Write Protect	Disabled (det	fault)	Disables or enables write protection for the		
	Enabled		diskette drive.		

4.4.6 Event Log Configuration Submenu

To access this menu, select Advanced on the menu bar and then Event Log Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Configuration				
		Boot Configuration				
		Peripheral Configuration				
		IDE Configuration				
		Diskette Configuration				
		Event Log Configuration				
		Video Configuration				
		USB Configuration				
		Chipset Configuration				

The submenu represented by Table 72 is used to configure the event logging features.

Table 72. Event Log Configuration Submenu

Feature	Options	Description			
Event Log	No options	Indicates if there is space available in the event log.			
View Event Log	[Enter]	Displays the event log.			
Clear All Event Logs	Ok (default)	Clears the event log after rebooting.			
	Cancel				
Event Logging	Disabled	Enables/disables logging of DMI events.			
	Enabled (default)				
ECC Event Logging	Disabled	Enables/disables logging of ECC events.			
	Enabled (default)				
Mark Events As Read	Ok (default)	Marks all events as read.			
	Cancel				

4.4.7 Video Configuration Submenu

To access this menu, select Advanced on the menu bar and then Video Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Configuration				
		Boot Configuration				
		Peripheral Configuration				
		IDE Configuration				
		Diskette Configuration				
		Event Log Configuration				
		Video Configuration				
		USB Configuration				
		Chipset Configuration				

The submenu represented in Table 73 is for configuring the video features.

Table 73. Video Configuration Submenu

Feature	Options	Description
AGP Aperture Size	• 4 MB	Sets the aperture size for the video controller.
	• 8 MB	
	• 16 MB	
	• 32 MB	
	• 64 MB (default)	
	• 128 MB	
	• 256 MB	
Primary Video Adapter	AGP (default)	Selects primary video adapter to be used during
	• PCI	boot.

4.4.8 USB Configuration Submenu

To access this menu, select Advanced on the menu bar and then USB Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	PCI Configuration			
		Boot Confi	Boot Configuration			
		Peripheral	Peripheral Configuration			
		IDE Config	IDE Configuration			
		Diskette (Configuration	on		
		Event Log	Configurat	ion		
		Video Conf	figuration			
		USB Config	guration			
		Chipset Co	onfiguration	n		

The submenu represented in Table 74 is for configuring the USB features.

Table 74. USB Configuration Submenu

Feature	Options	Description
High-speed USB	Disabled	Set to Disabled when a USB 2.0 driver is not
	Enabled (default)	available.
Legacy USB Support	Disabled	Enables/disables legacy USB support.
	Enabled (default)	

4.4.9 Chipset Configuration Submenu

To access this menu, select Advanced on the menu bar and then Chipset Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	PCI Configuration			
		Boot Confi	Boot Configuration			
		Peripheral	Peripheral Configuration			
		IDE Config	IDE Configuration			
		Diskette Configuration				
		Event Log	Event Log Configuration			
		Video Conf	Video Configuration			
		USB Configuration				
		Chipset Configuration				

The submenu represented in Table 75 is for configuring chipset options.

Table 75. Chipset Configuration Submenu

Feature	Options	Description				
ISA Enable Bit	Disabled	When set to Enable, a PCI-to-PCI bridge will only				
	Enabled (default)	recognize I/O addresses that do not alias to an ISA range (within the bridge's assigned I/O range).				
PCI Latency Timer	32 (default)	Allows you to control the time (in PCI bus clock				
	• 64	cycles) that an agent on the PC bus can hold the bus when another agent has requested the bus.				
	• 96	when another agent has requested the bus.				
	• 128					
	• 160					
	• 192					
	• 224					
	• 248					
Extended Configuration	Default (default)	Allows the setting of extended configuration options.				
	User Defined					
SDRAM Frequency	Auto (default)	Allows override of detected memory frequency value.				
	• 200 MHz	NOTE: If SDRAM Frequency is changed, you must				
	• 266 MHz	reboot for the change to take effect. After changing this setting and rebooting, the System Memory				
		Speed parameter in the Main menu will reflect the				
		new value.				
SDRAM Timing Control	Auto (default)	Auto = Timings will be programmed according to the				
	Manual – Aggressive	memory detected.				
	Manual – User Defined	Manual – Aggressive = Selects most aggressive user-defined timings.				
		Manual – User Defined = Allows manual override of detected SDRAM settings.				

Table 75. Chipset Configuration Submenu (continued)

Feature	Options	Description			
SDRAM RAS# Active to	• 7	Corresponds to tRAS.			
Precharge	6 (default)				
	• 5				
SDRAM CAS# Latency	• 2.0 (default)	Selects the number of clock cycles required to			
	• 2.5	address a column in memory.			
SDRAM RAS# to CAS#	• 3 (default)	Selects the number of clock cycles between			
Delay	• 2	addressing a row and addressing a column.			
SDRAM RAS#	3 (default)	Selects the length of time required before accessing			
Precharge	• 2	a new row.			

4.5 Security Menu

To access this menu, select Security from the menu bar at the top of the screen.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
-------------	------	----------	----------	-------	------	------

The menu represented by Table 76 is for setting passwords and security features.

Table 76. Security Menu

If no password entered previously:					
Feature	Options	Description			
Supervisor Password	No options	Reports if there is a supervisor password set.			
User Password	No options	Reports if there is a user password set.			
Set Supervisor Password	Password can be up to seven alphanumeric characters.	Specifies the supervisor password.			
User Access Level (Note 1)	No Access View Only	Sets the user access rights to the BIOS Setup Utility.			
	Limited Full (default)	No Access prevents user access to the BIOS Setup Utility.			
	Tun (delauit)	View Only allows the user to view but not change the BIOS Setup Utility fields.			
		Limited allows the user to changes some fields.			
		Full allows the user to changes all fields except the supervisor password.			
Set User Password	Password can be up to seven alphanumeric characters.	Specifies the user password.			
Clear User Password (Note 2)	Ok (default) Cancel	Clears the user password.			

Notes:

- 1. This feature appears only if a supervisor password has been set.
- 2. This feature appears only if a user password has been set.

4.6 Power Menu

To access this menu, select Power from the menu bar at the top of the screen.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
				ACPI		

The menu represented in Table 77 is for setting the power management features.

Table 77. Power Menu

Feature	Options	Description		
ACPI	Select to display submenu	Sets the ACPI power management options.		
After Power Failure	Stay Off Last State (default)	Specifies the mode of operation if an AC power loss occurs.		
	Power On	Stay Off keeps the computer powered off until the power button is pressed.		
		Last State restores the computer to the power state it was in before the power loss.		
		Power On boots the computer when power is restored.		
Wake on PCI PME	Stay Off (default) Power On	Specifies the computer responds when system power is off and a PCI power management event occurs.		
Wake on Modem Ring	Stay Off (default) Power On	Specifies how the computer responds to an incoming call on an installed modem when the power is off.		

4.6.1 ACPI Submenu

To access this menu, select Power from the menu bar at the top of the screen and then ACPI.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
				ACPI		

The submenu represented in Table 78 is for setting the ACPI power options.

Table 78. ACPI Submenu

Feature	Options	Description		
ACPI Suspend State • S1 State • S3 State (default)		S1 is the safest mode but consumes more power. S3 consumes less power, but some drivers may not support this state.		
Wake on LAN [†] from S5	Stay Off (default) Power On	In ACPI soft-off mode only, determines how the system responds to a LAN wake-up event.		

4.7 Boot Menu

To access this menu, select Boot from the menu bar at the top of the screen.

Maintenance	Main	Advanced	Security	Powe	er	Boot	Exit
					Воо	t Device Pr	riority
					Hard Disk Drives		
					Removable Devices		ices
					ATA	PI CD-ROM I	Orives

The menu represented in Table 79 is used to set the boot features and the boot sequence.

Table 79. Boot Menu

Feature	Options	Description
Silent Boot	Disabled	Disabled displays normal POST messages.
	Enabled (default)	Enabled displays OEM graphic instead of POST messages.
Intel(R) Rapid BIOS Boot	DisabledEnabled (default)	Enables the computer to boot without running certain POST tests.
Scan User Flash Area	DisabledEnabled (default)	Enables the BIOS to scan the flash memory for user binary files that are executed at boot time.
PXE Boot to LAN	• Disabled	Disables/enables PXE boot from LAN.
	(default) • Enabled	Note: When set to <i>Enabled</i> , you must reboot for the Intel Boot Agent device to be available in the Boot Device menu.
USB Boot	DisabledEnabled (default)	Disables/enables booting from USB boot devices.
IDE RAID Boot	Disabled (default)Enabled	Disables/enables booting from IDE RAID drives.
Boot Device Priority	Select to display submenu	Specifies the boot sequence from the available types of boot devices.
Hard Disk Drives	Select to display submenu	Specifies the boot sequence from the available hard disk drives
Removable Devices	Select to display submenu	Specifies the boot sequence from the available removable devices.
ATAPI CD-ROM Drives	Select to display submenu	Specifies the boot sequence from the available ATAPI CD-ROM drives.

4.7.1 Boot Device Priority Submenu

To access this menu, select Boot on the menu bar and then Boot Devices Priority.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
					Boot Devic	e Priority
					Hard Disk Drives	
					Removable Devices	
					ATAPI CD-ROM Drives	

The submenu represented in Table 80 is for setting boot devices priority.

Table 80. Boot Device Priority Submenu

Feature	Options	Description
1 st Boot Device 2 nd Boot Device 3 rd Boot Device 4 th Boot Device (Up to the number of attached boot devices)	Removable Dev. Hard Drive ATAPI CD-ROM Intel Boot Agent (Notes) Disabled	 Specifies the boot sequence according to the device type. To specify boot sequence: 1. Select the boot device with <↑> or <↓>. 2. Press <enter> to set the selection as the intended boot device.</enter> The default settings for the first through fourth boot devices are, respectively: Removable Dev. Hard Drive ATAPI CD-ROM Intel Boot Agent

Notes:

- 1. This option is only available when PXE Boot to LAN is set to *Enabled* in the Boot menu.
- 2. The boot device identifier for Intel Boot Agent (IBA) may vary depending on the BIOS release.

4.7.2 Hard Disk Drives Submenu

To access this menu, select Boot on the menu bar and then Hard Disk Drives.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
					Boot Devic	e Priority
					Hard Disk	Drives
					Removable	Devices
					ATAPI CD-R	OM Drives

The submenu represented in Table 81 is for setting hard disk drive priority.

Table 81. Hard Disk Drives Submenu

Feature	Options	Description
1 st Hard Disk Drive (Note)	Dependent on installed hard drives	 Specifies the boot sequence from the available hard disk drives. To specify boot sequence: Select the boot device with <↑> or <↓>. Press <enter> to set the selection as the intended boot device.</enter>

Note: This boot device submenu appears only if at least one boot device of this type is installed. This list will display up to twelve hard disk drives, the maximum number of hard disk drives supported by the BIOS.

4.7.3 Removable Devices Submenu

To access this menu, select Boot on the menu bar, then Removable Devices.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
					Boot Device	Priority
					Hard Disk Drives	
					Removable Devices	
					ATAPI CD-RO	OM Drives

The submenu represented in Table 82 is for setting removable device priority.

Table 82. Removable Devices Submenu

Feature	Options	Description
1 st Removable Device (Note)	Dependent on installed removable devices	 Specifies the boot sequence from the available removable devices. To specify boot sequence: 1. Select the boot device with <↑> or <↓>. 2. Press <enter> to set the selection as the intended boot device.</enter>

Note: This boot device submenu appears only if at least one boot device of this type is installed. This list will display up to four removable devices, the maximum number of removable devices supported by the BIOS.

4.7.4 ATAPI CD-ROM Drives Submenu

To access this menu, select Boot on the menu bar and then ATAPI CD-ROM Drives.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
					Boot Devic	e Priority
					Hard Disk	Drives
					Removable	Devices
					ATAPI CD-R	OM Drives

The submenu represented in Table 83 is for setting ATAPI CD-ROM drive priority.

Table 83. ATAPI CD-ROM Drives Submenu

Feature	Options	Description
1 st ATAPI CDROM (Note)	Dependent on installed ATAPI CD-ROM drives	 Specifies the boot sequence from the available ATAPI CD-ROM drives. To specify boot sequence: 1. Select the boot device with <↑> or <↓>. 2. Press <enter> to set the selection as the intended boot device.</enter>

Note: This boot device submenu appears only if at least one boot device of this type is installed. This list will display up to four ATAPI CD-ROM drives, the maximum number of ATAPI CD-ROM drives supported by the BIOS.

4.8 Exit Menu

To access this menu, select Exit from the menu bar at the top of the screen.

Maintenance	Main	Advanced	Security	Power	Boot	Exit	
-------------	------	----------	----------	-------	------	------	--

The menu represented in Table 84 is for exiting the BIOS Setup program, saving changes, and loading and saving defaults.

Table 84. Exit Menu

Feature	Description
Exit Saving Changes	Exits and saves the changes in CMOS SRAM.
Exit Discarding Changes	Exits without saving any changes made in the BIOS Setup program.
Load Optimal Defaults	Loads the optimal default values for all the Setup options.
Load Custom Defaults	Loads the custom defaults for Setup options.
Save Custom Defaults	Saves the current values as custom defaults. Normally, the BIOS reads the Setup values from flash memory. If this memory is corrupted, the BIOS reads the custom defaults. If no custom defaults are set, the BIOS reads the factory defaults.
Discard Changes	Discards changes without exiting Setup. The option values present when the computer was turned on are used.

5 Error Messages and Beep Codes

What This Chapter Contains

5.1	BIOS Error Messages	117
5.2	Port 80h POST Codes	119
5.3	Bus Initialization Checkpoints	123
5.4	Speaker	124
5.5	BIOS Beep Codes	124

5.1 BIOS Error Messages

Table 85 lists the error messages and provides a brief description of each.

Table 85. BIOS Error Messages

Error Message	Explanation	
GA20 Error	An error occurred with Gate A20 when switching to protected mode during the memory test.	
Pri Master HDD Error Pri Slave HDD Error Sec Master HDD Error Sec Slave HDD Error	Could not read sector from corresponding drive.	
Pri Master Drive - ATAPI Incompatible Pri Slave Drive - ATAPI Incompatible Sec Master Drive - ATAPI Incompatible Sec Slave Drive - ATAPI Incompatible	Corresponding drive in not an ATAPI device. Run Setup to make sure device is selected correctly.	
A: Drive Error	No response from diskette drive.	
Cache Memory Bad	An error occurred when testing L2 cache. Cache memory may be bad.	
CMOS Battery Low	The battery may be losing power. Replace the battery soon.	
CMOS Display Type Wrong	The display type is different than what has been stored in CMOS. Check Setup to make sure type is correct.	
CMOS Checksum Bad	The CMOS checksum is incorrect. CMOS memory may have been corrupted. Run Setup to reset values.	
CMOS Settings Wrong	CMOS values are not the same as the last boot. These values have either been corrupted or the battery has failed.	
CMOS Date/Time Not Set	The time and/or date values stored in CMOS are invalid. Run Setup to set correct values.	
DMA Error	Error during read/write test of DMA controller.	
FDC Failure	Error occurred trying to access diskette drive controller.	
HDC Failure	Error occurred trying to access hard disk controller.	

Table 85. BIOS Error Messages (continued)

Error Message	Explanation	
Checking NVRAM	NVRAM is being checked to see if it is valid.	
Update OK!	NVRAM was invalid and has been updated.	
Updated Failed	NVRAM was invalid but was unable to be updated.	
Keyboard Error	Error in the keyboard connection. Make sure keyboard is connected properly.	
KB/Interface Error	Keyboard interface test failed.	
Memory Size Decreased	Memory size has decreased since the last boot. If no memory was removed then memory may be bad.	
Memory Size Increased Memory size has increased since the last boot. If no memadded there may be a problem with the system.		
Memory Size Changed	Memory size has changed since the last boot. If no memory was added or removed then memory may be bad.	
No Boot Device Available System did not find a device to boot.		
Off Board Parity Error	A parity error occurred on an off-board card. This error is followed by an address.	
On Board Parity Error	A parity error occurred in onboard memory. This error is followed by an address.	
Parity Error	A parity error occurred in onboard memory at an unknown address.	
NVRAM/CMOS/PASSWORD cleared by Jumper	NVRAM, CMOS, and passwords have been cleared. The system should be powered down and the jumper removed.	
<ctrl_n> Pressed CMOS is ignored and NVRAM is cleared. User must er</ctrl_n>		

5.2 Port 80h POST Codes

During the POST, the BIOS generates diagnostic progress codes (POST-codes) to I/O port 80h. If the POST fails, execution stops and the last POST code generated is left at port 80h. This code is useful for determining the point where an error occurred.

Displaying the POST-codes requires a PCI bus add-in card, often called a POST card. The POST card can decode the port and display the contents on a medium such as a seven-segment display.

◯ NOTE

The POST card must be installed in PCI bus connector 1.

The tables below offer descriptions of the POST codes generated by the BIOS. Table 86 defines the uncompressed INIT code checkpoints, Table 87 describes the boot block recovery code checkpoints, and Table 88 lists the runtime code uncompressed in F000 shadow RAM. Some codes are repeated in the tables because that code applies to more than one operation.

Table 86. Uncompressed INIT Code Checkpoints

Code	Description of POST Operation	
D0	NMI is Disabled. Onboard KBC, RTC enabled (if present). Init code Checksum verification starting.	
D1	Keyboard controller BAT test, CPU ID saved, and going to 4 GB flat mode.	
D3	Do necessary chipset initialization, start memory refresh, and do memory sizing.	
D4	Verify base memory.	
D5	Init code to be copied to segment 0 and control to be transferred to segment 0.	
D6	Control is in segment 0. To check recovery mode and verify main BIOS checksum. If either it is recovery mode or main BIOS checksum is bad, go to check point E0 for recovery else go to check point D7 for giving control to main BIOS.	
D7	Find Main BIOS module in ROM image.	
D8	Uncompress the main BIOS module.	
D9	Copy main BIOS image to F000 shadow RAM and give control to main BIOS in F000 shadow RAM.	

Table 87. Boot Block Recovery Code Checkpoints

Code	Description of POST Operation	
E0	Onboard Floppy Controller (if any) is initialized. Compressed recovery code is uncompressed in F000:0000 in Shadow RAM and give control to recovery code in F000 Shadow RAM. Initialize interrupt vector tables, initialize system timer, initialize DMA controller and interrupt controller.	
E8	Initialize extra (Intel Recovery) Module.	
E9	Initialize floppy drive.	
EA	Try to boot from floppy. If reading of boot sector is successful, give control to boot sector code.	
EB	Booting from floppy failed, look for ATAPI (LS-120, Zip) devices.	
EC	Try to boot from ATAPI. If reading of boot sector is successful, give control to boot sector code.	
EF	Booting from floppy and ATAPI device failed. Give two beeps. Retry the booting procedure again (go to check point E9).	

Table 88. Runtime Code Uncompressed in F000 Shadow RAM

Code	Description of POST Operation	
03	NMI is Disabled. To check soft reset/power-on.	
05	BIOS stack set. Going to disable cache if any.	
06	POST code to be uncompressed.	
07	CPU init and CPU data area init to be done.	
08	CMOS checksum calculation to be done next.	
0B	Any initialization before keyboard BAT to be done next.	
0C	KB controller I/B free. To issue the BAT command to keyboard controller.	
0E	Any initialization after KB controller BAT to be done next.	
0F	Keyboard command byte to be written.	
10	Going to issue Pin-23,24 blocking/unblocking command.	
11	Going to check pressing of <ins>, <end> key during power-on.</end></ins>	
12	To init CMOS if "Init CMOS in every boot" is set or <end> key is pressed. Going to disable DMA and Interrupt controllers.</end>	
13	Video display is disabled and port-B is initialized. Chipset init about to begin.	
14	8254 timer test about to start.	
19	About to start memory refresh test.	
1A	Memory Refresh line is toggling. Going to check 15 µs ON/OFF time.	
23	To read 8042 input port and disable Megakey GreenPC feature. Make BIOS code segment writeable.	
24	To do any setup before Int vector init.	
25	Interrupt vector initialization to begin. To clear password if necessary.	
27	Any initialization before setting video mode to be done.	
28	Going for monochrome mode and color mode setting.	
2A	Different buses init (system, static, output devices) to start if present. (See Section 5.3 for details of different buses.)	
2B	To give control for any setup required before optional video ROM check.	
2C	To look for optional video ROM and give control.	
2D	To give control to do any processing after video ROM returns control.	
2E	If EGA/VGA not found then do display memory R/W test.	
2F	EGA/VGA not found. Display memory R/W test about to begin.	
30	Display memory R/W test passed. About to look for the retrace checking.	
31	Display memory R/W test or retrace checking failed. To do alternate Display memory R/W test.	
32	Alternate Display memory R/W test passed. To look for the alternate display retrace checking.	
34	Video display checking over. Display mode to be set next.	
37	Display mode set. Going to display the power-on message.	
38	Different buses init (input, IPL, general devices) to start if present. (See Section 5.3 for details of different buses.)	
39	Display different buses initialization error messages. (See Section 5.3 for details of different buses.)	
3A	New cursor position read and saved. To display the Hit message.	

Table 88. Runtime Code Uncompressed in F000 Shadow RAM (continued)

Code	Description of POST Operation	
40	To prepare the descriptor tables.	
42	To enter in virtual mode for memory test.	
43	To enable interrupts for diagnostics mode.	
44	To initialize data to check memory wrap around at 0:0.	
45	Data initialized. Going to check for memory wrap around at 0:0 and finding the total system memory size.	
46	Memory wrap around test done. Memory size calculation over. About to go for writing patterns to test memory.	
47	Pattern to be tested written in extended memory. Going to write patterns in base 640k memory.	
48	Patterns written in base memory. Going to find out amount of memory below 1M memory.	
49	Amount of memory below 1M found and verified. Going to find out amount of memory above 1M memory.	
4B	Amount of memory above 1M found and verified. Check for soft reset and going to clear memory below 1M for soft reset. (If power on, go to check point # 4Eh).	
4C	Memory below 1M cleared. (SOFT RESET) Going to clear memory above 1M.	
4D	Memory above 1M cleared. (SOFT RESET) Going to save the memory size. (Go to check point # 52h).	
4E	Memory test started. (NOT SOFT RESET) About to display the first 64k memory size.	
4F	Memory size display started. This will be updated during memory test. Going for sequential and random memory test.	
50	Memory testing/initialization below 1M complete. Going to adjust displayed memory size for relocation/shadow.	
51	Memory size display adjusted due to relocation/ shadow. Memory test above 1M to follow.	
52	Memory testing/initialization above 1M complete. Going to save memory size information.	
53	Memory size information is saved. CPU registers are saved. Going to enter in real mode.	
54	Shutdown successful, CPU in real mode. Going to disable gate A20 line and disable parity/NMI.	
57	A20 address line, parity/NMI disable successful. Going to adjust memory size depending on relocation/shadow.	
58	Memory size adjusted for relocation/shadow. Going to clear Hit message.	
59	Hit message cleared. <wait> message displayed. About to start DMA and interrupt controller test.</wait>	
60	DMA page register test passed. To do DMA#1 base register test.	
62	DMA#1 base register test passed. To do DMA#2 base register test.	
65	DMA#2 base register test passed. To program DMA unit 1 and 2.	
66	DMA unit 1 and 2 programming over. To initialize 8259 interrupt controller.	
7F	Extended NMI sources enabling is in progress.	
80	Keyboard test started. Clearing output buffer, checking for stuck key, to issue keyboard reset command.	
81	Keyboard reset error/stuck key found. To issue keyboard controller interface test command.	
82	Keyboard controller interface test over. To write command byte and init circular buffer.	
83	Command byte written, global data init done. To check for lock-key.	

Table 88. Runtime Code Uncompressed in F000 Shadow RAM (continued)

Code	Description of POST Operation	
84	Lock-key checking over. To check for memory size mismatch with CMOS.	
85	Memory size check done. To display soft error and check for password or bypass setup.	
86	Password checked. About to do programming before setup.	
87	Programming before setup complete. To uncompress SETUP code and execute CMOS setup.	
88	Returned from CMOS setup program and screen is cleared. About to do programming after setup.	
89	Programming after setup complete. Going to display power-on screen message.	
8B	First screen message displayed. <wait> message displayed. PS/2 Mouse check and extended BIOS data area allocation to be done.</wait>	
8C	Setup options programming after CMOS setup about to start.	
8D	Going for hard disk controller reset.	
8F	Hard disk controller reset done. Floppy setup to be done next.	
91	Floppy setup complete. Hard disk setup to be done next.	
95	Init of different buses optional ROMs from C800 to start. (See Section 5.3 for details of different buses.)	
96	Going to do any init before C800 optional ROM control.	
97	Any init before C800 optional ROM control is over. Optional ROM check and control will be done next.	
98	Optional ROM control is done. About to give control to do any required processing after optional ROM returns control and enable external cache.	
99	Any initialization required after optional ROM test over. Going to setup timer data area and printe base address.	
9A	Return after setting timer and printer base address. Going to set the RS-232 base address.	
9B	Returned after RS-232 base address. Going to do any initialization before Coprocessor test.	
9C	Required initialization before Coprocessor is over. Going to initialize the Coprocessor next.	
9D	Coprocessor initialized. Going to do any initialization after Coprocessor test.	
9E	Initialization after Coprocessor test is complete. Going to check extended keyboard, keyboard ID and num-lock.	
A2	Going to display any soft errors.	
A3	Soft error display complete. Going to set keyboard typematic rate.	
A4	Keyboard typematic rate set. To program memory wait states.	
A 5	Going to enable parity/NMI.	
A7	NMI and parity enabled. Going to do any initialization required before giving control to optional ROM at E000.	
A8	Initialization before E000 ROM control over. E000 ROM to get control next.	
A9	Returned from E000 ROM control. Going to do any initialization required after E000 optional ROM control.	
AA	Initialization after E000 optional ROM control is over. Going to display the system configuration.	
AB	Put INT13 module runtime image to shadow.	
AC	Generate MP for multiprocessor support (if present).	
AD	Put CGA INT10 module (if present) in Shadow.	

Table 88. Runtime Code Uncompressed in F000 Shadow RAM (continued)

Code	Description of POST Operation	
AE	Uncompress SMBIOS module and init SMBIOS code and form the runtime SMBIOS image in shadow.	
B1	Going to copy any code to specific area.	
00	Copying of code to specific area done. Going to give control to INT-19 boot loader.	

5.3 Bus Initialization Checkpoints

The system BIOS gives control to the different buses at several checkpoints to do various tasks. Table 89 describes the bus initialization checkpoints.

Table 89. Bus Initialization Checkpoints

Checkpoint	Description	
2A	Different buses init (system, static, and output devices) to start if present.	
38	Different buses init (input, IPL, and general devices) to start if present.	
39	Display different buses initialization error messages.	
95	Init of different buses optional ROMs from C800 to start.	

While control is inside the different bus routines, additional checkpoints are output to port 80h as WORD to identify the routines under execution. In these WORD checkpoints, the low byte of the checkpoint is the system BIOS checkpoint from which the control is passed to the different bus routines. The high byte of the checkpoint is the indication of which routine is being executed in the different buses. Table 90 describes the upper nibble of the high byte and indicates the function that is being executed.

Table 90. Upper Nibble High Byte Functions

Value	Description
0	func#0, disable all devices on the bus concerned.
1	func#1, static devices init on the bus concerned.
2	func#2, output device init on the bus concerned.
3	func#3, input device init on the bus concerned.
4	func#4, IPL device init on the bus concerned.
5	func#5, general device init on the bus concerned.
6	func#6, error reporting for the bus concerned.
7	func#7, add-on ROM init for all buses.

Table 91 describes the lower nibble of the high byte and indicates the bus on which the routines are being executed.

Table 91. Lower Nibble High Byte Functions

Value	Description
0	Generic DIM (Device Initialization Manager)
1	On-board system devices
2	ISA devices
3	EISA devices
4	ISA PnP devices
5	PCI devices

5.4 Speaker

A 47 Ω inductive speaker is mounted on the Desktop Board. The speaker provides audible error code (beep code) information during POST.

For information about	Refer to
The location of the onboard speaker	Figure 1, page 14

5.5 BIOS Beep Codes

Whenever a recoverable error occurs during POST, the BIOS displays an error message describing the problem (see Table 92). The BIOS also issues a beep code (one long tone followed by two short tones) during POST if the video configuration fails (a faulty video card or no card installed) or if an external ROM module does not properly checksum to zero.

An external ROM module (for example, a video BIOS) can also issue audible errors, usually consisting of one long tone followed by a series of short tones. For more information on the beep codes issued, check the documentation for that external device.

There are several POST routines that issue a POST terminal error and shut down the system if they fail. Before shutting down the system, the terminal-error handler issues a beep code signifying the test point error, writes the error to I/O port 80h, attempts to initialize the video and writes the error in the upper left corner of the screen (using both monochrome and color adapters).

If POST completes normally, the BIOS issues one short beep before passing control to the operating system.

Table 92. Beep Codes

Веер	Description
1	Refresh failure
2	Parity cannot be reset
3	First 64 KB memory failure
4	Timer not operational
5	Not used
6	8042 GateA20 cannot be toggled
7	Exception interrupt error
8	Display memory R/W error
9	Not used
10	CMOS Shutdown register test error
11	Invalid BIOS (e.g. POST module not found, etc.)

Intel Desktop Board D845EBT Technical Product Specification